

**2016 29th International Conference
on VLSI Design and 2016 15th
International Conference on
Embedded Systems (VLSID 2016)**

**Kolkata, India
4 – 8 January 2016**



**IEEE Catalog Number: CFP16041-POD
ISBN: 978-1-4673-8701-9**

**Copyright © 2016 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16041-POD
ISBN (Print-On-Demand):	978-1-4673-8701-9
ISBN (Online):	978-1-4673-8700-2
ISSN:	1063-9667

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems

VLSID 2016

Table of Contents

Message from the General Co-Chairs.....	xvii
Message from the Technical Program Co-Chairs.....	xviii
Message from the Tutorial Co-Chairs.....	xix
Message from the Organizing Chairs and Registration Chair.....	xx
Message from the Steering Committee Chair.....	xxi
Message from the President, VLSI Society of India.....	xxii
About the Cover from the Publication Co-Chairs.....	xxiii
VLSI Design Conference Steering Committee.....	xxiv
VLSI Design 2016 Conference Committee.....	xxv
VLSI Design 2016 Technical Program Committee.....	xxviii
Organizing Committee.....	xxxvii
VLSI Design Conference History.....	xxxviii
Embedded Systems Design Conference History.....	xxxix

Tutorials

Design of Self Calibrating and Error Resilient Mixed-Signal Systems for Signal Processing, Communications and Control.....	1
<i>Jacob Abraham and Abhijit Chatterjee</i>	
Approximate Computing.....	3
<i>Swagath Venkataramani, Kaushik Roy, and Anand Raghunathan</i>	
Self-Awareness in Cyber-Physical Systems.....	5
<i>Nikil Dutt and Nima TaheriNejad</i>	

SHAKTI Processors: An Open-Source Hardware Initiative	7
<i>Neel Gala, Arjun Menon, Rahul Bodduna, G. S. Madhusudan, and V. Kamakoti</i>	
Post-Silicon Validation and Diagnosis	9
<i>Kanad Basu and Subhadip Kundu</i>	
Digital Testing — Basics to Advanced Research Issues	11
<i>Kewal Saluja</i>	
Efficient Error-Detection and Recovery Mechanisms for Reliability and Resiliency of Multicores	12
<i>Sandip Kundu and Omer Khan</i>	
Digital Testing of ICs for Automotive Applications	14
<i>Nilanjan Mukherjee and Janusz Rajski</i>	
Demystifying Time Varying Circuits and Systems	17
<i>Shanthi Pavan and Nagendra Krishnapura</i>	
Trustworthy Cyber Physical Systems	19
<i>Anuradha Annaswamy, Samarjit Chakraborty, Dip Goswami, S. Ramesh, and Marilyn Wolf</i>	
Adaptive Test Methods for High IC Quality and Reliability	21
<i>Adit D. Singh</i>	
Embedded Security	23
<i>Ingrid Verbauwhede, Debdeep Mukhopadhyay, and Sujoy Sinha Roy</i>	
RF System Design of an RFIC Receiver for IoT	24
<i>Susanta Sengupta</i>	
SOC Design for Wireless Communications	25
<i>Zoran Stamenković</i>	
An Introduction to VHDL 2008	26
<i>Kausik Datta, Goutam Kumar Bhaumik, and Rohit Goel</i>	
Emulation - Smart Way of Power Estimation and Power Aware Verification	28
<i>Gaurav Saharawat, Praveen Shukla, Saurabh Jain, and Subash Nayak</i>	
Cyber Security of Cyber Physical Systems: Cyber Threats and Defense of Critical Infrastructures	30
<i>Sandeep K. Shukla</i>	
Embedded Tutorials	
Neuromorphic Computing Enabled by Spin-Transfer Torque Devices	32
<i>Abhronil Sengupta, Priyadarshini Panda, Anand Raghunathan, and Kaushik Roy</i>	
Database Search and ATPG — Interdisciplinary Domains and Algorithms	38
<i>Muralidharan Venkatasubramanian and Vishwani D. Agrawal</i>	
Hardware/Software Co-Visualization on the Electronic System Level Using SystemC	44
<i>Rolf Drechsler and Jannis Stoppe</i>	

Special Sessions

New Directions in Hardware Security	50
<i>Mark Tehranipoor</i>	
The Future of NoCs: New Technologies and Architectures	53
<i>Partha Pratim Pande, Sudeep Pasricha, and Hiroki Matsutani</i>	
Technologies for Safe and Intelligent Transportation Systems	56
<i>Samarjit Chakraborty and S. Ramesh</i>	
Design of Microfluidic Biochips: Connecting Algorithms and Foundations of Chip Design to Biochemistry and the Life Sciences	59
<i>Tsung-Yi Ho, Shigeru Yamashita, Ansuman Banerjee, and Sudip Roy</i>	

Networks on Chip (Session M/B-1)

Hierarchical Cluster Based NoC Design Using Wireless Interconnects for Coherence Support	63
<i>Tanya Shreedhar and Sujay Deb</i>	
A Power Efficient Dual Link Mesh NoC Architecture to Support Nonuniform Traffic Arbitration at Routing Logic	69
<i>Sonal Yadav, V. Laxmi, and M.S. Gaur</i>	
A Statistical Model for Hybrid Wireless Network on Chip	75
<i>Priyanka Mitra</i>	
Energy Efficient and Congestion-Aware Router Design for Future NoCs	81
<i>Wazir Singh and Sujay Deb</i>	
SPECTRA: A Framework for Thermal Reliability Management in Silicon-Photonic Networks-on-Chip	86
<i>Sai Vineel Reddy Chittamuru and Sudeep Pasricha</i>	

Advances in Architecture (Session M/B-2)

Towards a Better Cache Utilization by Selective Data Storage for CMP Last Level Caches	92
<i>Shirshendu Das and Hemangee K. Kapoor</i>	
Achieving Efficient QR Factorization by Algorithm-Architecture Co-design of Householder Transformation	98
<i>Farhad Merchant, Tarun Vatwani, Anupam Chattopadhyay, Soumyendu Raha, S.K. Nandy, and Ranjani Narayan</i>	
Massed Refresh: An Energy-Efficient Technique to Reduce Refresh Overhead in Hybrid Memory Cube Architectures	104
<i>Ishan G. Thakkar and Sudeep Pasricha</i>	

Advances in Digital Design (Session T/C-1)

Logic Synthesis in Reversible PLA	110
<i>Nazma Tara, Hafiz Md. Hasan Babu, and Nawshi Matin</i>	
Early Scenario Pruning for Efficient Design Space Exploration in Physical Synthesis	116
<i>Mohd Anwar, Sourav Saha, Matthew M. Ziegler, and Lakshmi Reddy</i>	
A Modified SRAM Based Low Power Memory Design	122
<i>Apoorva Pathak, Divyesh Sachan, Harish Peta, and Manish Goswami</i>	
Stochastic Number Generation with Few Inputs	128
<i>Ritsuko Muguruma and Shigeru Yamashita</i>	
Exploring Approximate Computing for Yield Improvement via Re-design of Adders for Error-Resilient Applications	134
<i>Sunil Dutt, Harsh Patel, Sukumar Nandi, and Gaurav Trivedi</i>	
An Efficient VLSI Architecture for Discrete Hadamard Transform	140
<i>M. Mohamed Asan Basiri and S.K. Noor Mohammad</i>	

Analog/RF Design 1 (Session M/A-2)

A Gyrator Based Output Resistance Enhancement Scheme for a Differential Amplifier	146
<i>M.V. Prajwal, B.S. Srinivas, S. Shodhan, M.K. Jayaram Reddy, and Tonse Laxminidhi</i>	
A Stacked VCO Architecture for Generating Multi-level Synchronous Control Signals	151
<i>Samiran Dam and Pradip Mandal</i>	
A Fully-Integrated Radio-Frequency Power Amplifier in 28nm CMOS Technology Mounted in BGA Package	156
<i>Ankur Gupta, Mayank Shrivastava, Maryam Shojaei Baghini, Harald Gossner, and V. Ramgopal Rao</i>	
Power Optimization of LNA for LTE Receiver	162
<i>Vinaya Mm, Roy Paily, and Anil Mahanta</i>	
A Wide-Band Receiver Front-End with Programmable Frequency Selective Input Matching	168
<i>Manas Kumar Lenka, Akash Agrawal, Vishal Khatri, and Gaurab Banerjee</i>	

High Performance Analog for Digital Systems (Session T/A-1)

A 1-tap 10.3125Gb/s Programmable Voltage Mode Line Driver in 28nm CMOS Technology	174
<i>R.G. Raghavendra and Balbeer Singh Rathor</i>	
-1.1V to +1.1V 3:1 Power Switch Architecture for Controlling Body Bias of SRAM Array in 28nm UTBB CMOS FDSOI	179
<i>Amit Chhabra and Vikas Rana</i>	

A New Sense Amplifier Topology with Improved Performance for High Speed SRAM Applications	185
<i>Anil Kumar Gundu, Mohammad S. Hashmi, and Anuj Grover</i>	
A 0.5V VMIN 6T SRAM in 28nm UTBB FDSOI Technology Using Compensated WLUD Scheme with Zero Performance Loss	191
<i>Ashish Kumar, G.S. Visweswaran, Vinay Kumar, and Kaushik Saha</i>	
A Quarter-Rate 27-1 Pseudo-Random Binary Sequence Generator Using Interleaved Architecture	196
<i>Mahendra Sakare</i>	
Characterization of a Novel Low Leakage Power and Area Efficient 7T SRAM Cell	202
<i>A. Venkatareddy, R. Sithara, Y.B. Nithin Kumar, and M.H. Vasantha</i>	

Analog/RF Circuits for Communications (Session T/A-2)

A 1.5mA, 2.4GHz ZigBee/BLE QLMVF Receiver Frond End with Split TCAs in 180nm CMOS	207
<i>Sesha Sairam Regulagadda, Purushothama Chary, Rizwan Shaik Peerla, Mohd Abdul Naseeb, Amit Acharyya, P. Rajalaksmi, and Ashudeb Dutta</i>	
Wideband Active Delay Cell Design for Analog Domain Coherent DP-QPSK Optical Receiver	213
<i>Saurabh R. Anmadwar, Nandakumar Nambath, and Shalabh Gupta</i>	
An 800 μ W Peak Power Consumption, 24GHz (K-Band), Super-Regenerative Receiver with 200p J/bit Energy Efficiency, for IoT	219
<i>Badreyya Al Shehhi and Mihai Sanduleanu</i>	
An Efficient on Chip Power Management Architecture for Solar Energy Harvesting Systems	224
<i>Saroj Mondal and Roy P. Paily</i>	
A 14 Bit Dual Channel Incremental Continuous-Time Delta Sigma Modulator for Multiplexed Data Acquisition	230
<i>Kamlesh Singh and Shanthi Pavan</i>	
A 0.5-4GHz Programmable-Bandwidth Fractional-N PLL for Multi-protocol SERDES in 28nm CMOS	236
<i>Jayesh Wadekar, Biman Chattopadhyay, Ravi Mehta, and Gopalkrishna Nayak</i>	

Analog/RF Design 2 (Session W/A-1)

System Efficiency Improvement Technique for Automotive Power Management IC Using Maximum Load Current Selector Circuit	240
<i>Krishna Kanth Gowri Avalur and Syed Azeemuddin</i>	
A Novel Excess Sturdy-MASH-Loop-Delay Compensated Cross-Coupled Sigma-Delta Modulator	246
<i>A.V. Jos Prakash, Babita R. Jose, and Jimson Mathew</i>	

Power Aware Design (Session M/C-1)

Accurate and Efficient Estimation of Dynamic Virtual Ground Voltage in Power Gated Circuits	252
<i>Lokesh Garg and Vineet Sahula</i>	
Applying River Formation Dynamics to Analyze VLSI Power Grid Networks	258
<i>Satyabrata Dash, Krishna Lal Baishnab, and Gaurav Trivedi</i>	
Energy-Aware Memory Mapping for Hybrid FRAM-SRAM MCUs in IoT Edge Devices	264
<i>Hrishikesh Jayakumar, Arnab Raha, and Vijay Raghunathan</i>	
A Methodology for Thermal Characterization Abstraction of Integrated Opto-Electronic Layouts	270
<i>Lawrence M. Schlitt, Priyank Kalla, and Steve Blair</i>	
An Energy Efficient Dynamically Reconfigurable QR Decomposition for Wireless MIMO Communication	276
<i>Ashish Kumar Pradhan and Soumitra Kumar Nandy</i>	

Process Technologies and Advancements in Memory (Session M/A-1)

A Novel Co-design Methodology for Optimizing ESD Protection Device Using Layout Level Approach	282
<i>Vishnuram Abhinav, Dheeraj Kumar Sinha, Amitabh Chatterjee, and Forrest Brewer</i>	
FinFET Device Circuit Co-design Issues: Impact of Circuit Parameters on Delay	288
<i>Archana Pandey, Harsh Kumar, Praanshu Goyal, Sudeb Dasgupta, Sanjeev Kumar Manhas, and Anand Bulusu</i>	
Analytical Modeling of Dual Material Gate All around Stack Architecture of Tunnel FET	294
<i>N.B. Balamurugan, G. Lakshmi Priya, S. Manikandan, and G. Srimathi</i>	
Fast FinFET Device Simulation under Process-Voltage Variations Using an Assisted Speed-Up Mechanism	300
<i>Sourindra Chaudhuri, Ajay N. Bhoj, Debajit Bhattacharya, and Niraj K. Jha</i>	
Circuit and Architectural Co-design for Reliable Adder Cells with Steep Slope Tunnel Transistors for Energy Efficient Computing	306
<i>Sadulla Shaik, K. Sri Rama Krishna, and Ramesh Vaddi</i>	

Device Modeling and Simulation (Session W/D-1)

A Novel Capacitorless DRAM Cell Design Using Band-Gap Engineered Junctionless Double-Gate FET	312
<i>Dheeraj Kumar Sinha, Amitabh Chatterjee, Vishnuram Abhinav, Gaurav Trivedi, and Victor Koldyaev</i>	
Write Assist Scheme to Enhance SRAM Cell Reliability Using Voltage Sensing Technique	318
<i>Rajat Gupta, Vijit Gadi, and H. Anirudh Upendar</i>	
Analysis and Modeling of Stress over Layer Induced Threshold Voltage Shift in HKMG nMOS Transistors	323
<i>Apoorva Ojha, Narendra Parihar, and Nihar R. Mohapatra</i>	
Unified Model for Sub-Bandgap and Conventional Impact Ionization in RF SOI MOSFETs with Improved Simulator Convergence	328
<i>Chandan Yadav, Anupam Dutta, Saurabh Sirohi, Tamilmani Ethirajan, and Yogesh Singh Chauhan</i>	
Al/HfO ₂ /Si Gate Stack with Improved Physical and Electrical Parameters	334
<i>Rakesh Prasher, Devi Dass, and Rakesh Vaid</i>	
A Quasi-Static Model for the Coupling Impedance between Coplanar Rectangular Contacts on a Bulk Substrate	338
<i>A. Anvar, Shreepad Karmalkar, R. Gokul, and C. Akhil</i>	

Emerging Technologies in Integrated Circuits and Healthcare (Session T/D-2)

Analysis, Modeling, and Applications of the Straintronics Devices for the Future Spin-Based Integrated Circuits	343
<i>Mahmood Barangi and Pinaki Mazumder</i>	
A Generic Implementation of Barriers Using Optical Interconnects	349
<i>Sandeep Chandran, Eldhose Peter, Preeti Ranjan Panda, and Smruti R. Sarangi</i>	
ILP-based Synthesis for Sample Preparation Applications on Digital Microfluidic Biochips	355
<i>Abhimanyu Yadav, Trung Anh Dinh, Daiki Kitagawa, and Shigeru Yamashita</i>	
Metal Carbon Nanotube Schottky Barrier Diode with Detection of Polar Non-polar Gases	361
<i>Sarvesh Agarwal, S.K. Manhas, Sudeb Dasgupta, and Neeraj Jain</i>	
Nanostructured Silicon Oxide Immunosensor Integrated with Noise Spectroscopy Electronics for POC Diagnostics	367
<i>N. Das, N. Samanta, and C. Roy Chaudhuri</i>	

Emerging Trends in Digital IC Design (Session W/A-1)

E3R: Energy Efficient Error Recovery for Multi/Triple-Level Cell Non-volatile Memories	373
<i>Shivam Swami and Kartik Mohanram</i>	
Reversible Programmable Logic Arrays	379
<i>Sajib Kumar Mitra and Md. Riazur Rahman</i>	
Squaring in Reversible Logic Using Zero Garbage and Reduced Ancillary Inputs	385
<i>Arindam Banerjee and Debesh Kumar Das</i>	

Issues in Embedded System Design (Session W/B-1)

VOP: Architecture of a Processor for Vector Operations in On-Line Learning of Neural Networks	391
<i>Gopinath Mahale, Soumitra K. Nandy, Eshan Bhatia, S.K. Nandy, and Ranjani Narayan</i>	
Software Coherence Management on Non-coherent Cache Multi-cores	397
<i>Jian Cai and Aviral Shrivastava</i>	
Partitioned Fair Round Robin: A Fast and Accurate QoS Aware Scheduler for Embedded Systems	403
<i>Arnab Sarkar and Arijit Mondal</i>	
Relaxation Based Circuit Simulation Acceleration over CPU-FPGA	409
<i>Vinay B.Y. Kumar, Kulshreshth Dhiman, Mandar Datar, Akash Pacharne, H. Narayanan, and Sachin B. Patkar</i>	
Efficient Realization of Table Look-Up Based Double Precision Floating Point Arithmetic	415
<i>Farhad Merchant, Nimash Choudhary, S.K. Nandy, and Ranjani Narayan</i>	
Design and Implementation of Blind Assistance System Using Real Time Stereo Vision Algorithms	421
<i>Vaddi Chandra Sekhar, Satyajit Bora, Monalisa Das, Pavan Kumar Manchi, S. Josephine, and Roy Paily</i>	

FPGA-based Designs and Reconfigurable Architectures (Session M/C-2)

Error Resilient Secure Multi-gigabit Optical Link Design for High Energy Physics Experiment	427
<i>Jubin Mitra, Shuaib Ahmad Khan, Rourab Paul, Sanjoy Mukherjee, Amlan Chakrabarti, and Tapan Kumar Nayak</i>	
Efficient Implementation of Scan Register Insertion on Integer Arithmetic Cores for FPGAs	433
<i>Ayan Palchaudhuri and Anindya Sundar Dhar</i>	
A High Throughput Non-uniformly Quantized Binary SOVA Detector on FPGA	439
<i>Saugata Datta, Kuruvilla Varghese, and Shayan Garani Srinivasa</i>	

An Improved Design of a Reversible Fault Tolerant LUT-based FPGA	445
<i>Mubin Ul Haque, Zarrin Tasnim Sworna, and Hafiz Md. Hasan Babu</i>	
A Modified Hill Climbing Based Watershed Algorithm and Its Real Time FPGA Implementation	451
<i>Pradipta Roy, P.K. Biswas, and B.K. Das</i>	
An Efficient Hardware Implementation of Canny Edge Detection Algorithm	457
<i>D. Sangeetha and P. Deepa</i>	

New Test Generation Methods (Session T/B-2)

TRAP: Test Generation Driven Classification of Analog/RF ICs Using Adaptive Probabilistic Clustering Algorithm	463
<i>Sabyasachi Deyati, Barry J. Muldrey, and Abhijit Chatterjee</i>	
Fault Modeling and Simulation of MEDA Based Digital Microfluidics Biochips	469
<i>Vineeta Shukla, Noohul Basheer B. Zain Ali, Fawnizu Azmadi Hussin, Nor Hisham Hamid, and Madiha A. Sheikh</i>	
Thermal-Safe Schedule Generation for System-on-Chip Testing	475
<i>Rajit Karmakar and Santanu Chattopadhyay</i>	

Reliability and Fault Tolerance (Session W/B-2)

Fault Tolerance through Invariant Checking for Iterative Solvers	481
<i>Felix Loh, Kewal K. Saluja, and Parameswaran Ramanathan</i>	
Analyzing the Impact of SEUs on SRAMs with Resistive-Bridge Defects	487
<i>G. Cardoso Medeiros, L. Bolzani Poehls, and Fabian F. Vargas</i>	

Advances in Timing, Verification and Synthesis (Session T/B-1)

Sharing and Re-use of Statistical Timing Macro-Models across Multiple Voltage Domains	493
<i>Debjit Sinha, Vladimir Zolotov, Eric Fluhr, Michael Wood, Jeffrey Ritzinger, Natesan Venkateswaran, and Stephen Shuma</i>	
ChADD: An ADD Based Chisel Compiler with Reduced Syntactic Variance	499
<i>Vikas Chauhan, Neel Gala, and V. Kamakoti</i>	
An Efficient Method for Clock Skew Scheduling to Reduce Peak Current	505
<i>Arunkumar Vijayakumar, Vinay C. Patil, and Sandip Kundu</i>	
Path Based Timing Validation for Timed Asynchronous Design	511
<i>William Lee, Tannu Sharma, and Kenneth S. Stevens</i>	
Symptomatic Bug Localization for Functional Debug of Hardware Designs	517
<i>Debjit Pal and Shobha Vasudevan</i>	

Technologies for Secure Embedded Circuits and Systems (Session T/C-2)

A Tiny Coprocessor for Elliptic Curve Cryptography over the 256-bit NIST Prime Field	523
<i>Jeroen Bosmans, Sujoy Sinha Roy, Kimmo Jarvinen, and Ingrid Verbauwhede</i>	
A Practical Template Attack on MICKEY-128 2.0 Using PSO Generated IVs and LS-SVM	529
<i>Abhishek Chakraborty and Debdeep Mukhopadhyay</i>	
Memristor Based Arbiter PUF: Cryptanalysis Threat and Its Mitigation	535
<i>Urbi Chatterjee, Rajat Subhra Chakraborty, Jimson Mathew, and Dhiraj K. Pradhan</i>	
Security Metrics for Power Based SCA Resistant Hardware Implementation	541
<i>Jungmin Park and Akhilesh Tyagi</i>	
Formal Security Verification of Third Party Intellectual Property Cores for Information Leakage	547
<i>Jeyavijayan Rajendran, Arunshankar Muruga Dhandayuthapany, Vivekananda Vedula, and Ramesh Karri</i>	

Interactive Presentation Papers-1 (Session W/C-1)

A Fast Settling 4.7-5 GHz Fractional-N Digital Phase Locked Loop	553
<i>Pallavi Paliwal, Jaydip Fadadu, Anil Chawda, and Shalabh Gupta</i>	
A 12.5 Gbps One-Fifth Rate CDR Incorporating a Novel Sampler Based Phase Detector and a DFE	555
<i>Pragya Maheshwari, Suhas Kaushik, Mahendra Sakare, and Shalabh Gupta</i>	
A 100-nW Sensitive RF-to-DC CMOS Rectifier for Energy Harvesting Applications	557
<i>Shouri Chatterjee and Mohd Tarique</i>	
A Digitally Assisted Radiation Hardened Current Steering DAC	559
<i>Abishek T. Kunnath and Bibhudatta Sahoo</i>	
Improving Reliability and Energy Requirements of Memory in Body Sensor Networks	561
<i>Harsh N. Patel, Farah B. Yahya, and Benton H. Calhoun</i>	
Dynamic Reconfiguration vs. DVFS: A Comparative Study on Power Efficiency of Processors	563
<i>Sudarshan Srinivasan, Nithesh Kurella, Israel Koren, and Sandip Kundu</i>	
Adaptive Voltage Frequency Scaling Using Critical Path Accumulator Implemented in 28nm CPU	565
<i>Sriram Sundaram, Sriram Samabmurthy, Michael Austin, Aaron Grenat, Michael Golden, Stephen Kosonocky, and Samuel Naffziger</i>	
A Hybrid Energy Efficient Digital Comparator	567
<i>Syed Ershad Ahmed, S. Sweekruth Srinivas, and M.B. Srinivas</i>	

Modeling of Linear Variable Differential Transformer	569
<i>Debashis Sahu, Siddhartha Hazra, and Prajit Nandi</i>	
Analysis of Quantum Capacitance Effect in Ultra-Thin-Body III-V Transistor	571
<i>Chandan Yadav, Amit Agarwal, and Yogesh Singh Chauhan</i>	
Improving the Realization of Multiple-Control Toffoli Gates Using the NCVW Quantum Gate Library	573
<i>Laxmidhar Biswal, Chandan Bandyopadhyay, Robert Wille, Rolf Drechsler, and Hafizur Rahaman</i>	
Towards Designing Reliable Universal QCA Logic in the Presence of Cell Deposition Defect	575
<i>Bibhash Sen, Rajdeep K. Nath, Rijoy Mukherjee, Yashraj Sahu, and Biplab K. Sikdar</i>	
Ultra-Low Power Wireless Sensor Network SoC for Biosignal Sensing Application in 65nm CMOS	577
<i>Jaeyoung Kim, Nan Zheng, Yalcin Yilmaz, and Pinaki Mazumder</i>	
FPGA-based Design of a Hearing Aid with Frequency Response Selection through Audio Input	579
<i>Shankarayya G. Kambalimath, Prem C. Pandey, Pandurangarao N. Kulkarni, Shivaling S. Mahant-Shetti, and Sangamesh G. Hiremath</i>	
Design and Implementation of Low-Power Digital Baseband Transceivers for IEEE802.15.6 Standard	581
<i>Pavan Kumar Manchi, Roy Paily, and Anup Kumar Gogoi</i>	
Design and Simulation of Microfluidic Components towards Development of a Controlled Drug Delivery Platform	583
<i>Richa Mishra, Tarun Kanti Bhattacharyya, and Tapas Kumar Maity</i>	
Using Tweaks to Design Fault Resistant Ciphers	585
<i>Sikhar Patranabis, Debapriya Basu Roy, and Debdeep Mukhopadhyay</i>	
BRAIN: Behavior Based Adaptive Intrusion Detection in Networks: Using Hardware Performance Counters to Detect DDoS Attacks	587
<i>Vinayaka Jyothi, Xueyang Wang, Sateesh K. Addepalli, and Ramesh Karri</i>	
Interactive Presentation Papers-2 (Session W/C-2)	
Test Generation for Hybrid Systems Using Clustering and Learning Techniques	589
<i>Sudhi Proch and Prabhat Mishra</i>	
Mixed Mode Simulation and Verification of SSCG PLL through Real Value Modeling	591
<i>Pallavi Das, Jitendra K. Yadav, and Sujay Deb</i>	
Test Time Minimisation in Scan Compression Designs Using Dynamic Channel Allocation	593
<i>Jais Abraham, Shankar Umapathi, and Sumitha Krishnamurthi</i>	

A Novel EPE Aware Hybrid Global Route Planner after Floorplanning	595
<i>Bapi Kar, Susmita Sur-Kolay, and Chittaranjan Mandal</i>	
MSimDRAM: Formal Model Driven Development of a DRAM Simulator	597
<i>Debiprasanna Sahoo and Manoranjan Satpathy</i>	
Design and Implementation of Area-Efficient and Low-Power Configurable Booth-Multiplier	599
<i>Rahul Shrestha and Utkarsh Rastogi</i>	
RHyMe: REDEFINE Hyper Cell Multicore for Accelerating HPC Kernels	601
<i>Saptarsi Das, Nalesh Sivanandan, Kavitha T. Madhu, Soumitra K. Nandy, and Ranjani Narayan</i>	
Reconfiguration Performance Recovery on Optically Reconfigurable Gate Arrays	603
<i>Tomoya Akabe and Minoru Watanabe</i>	
Author Index	605