

2015 International Workshop on CMOS Variability (VARI 2015)

**Salvador, Brazil
1 – 4 September 2015**



**IEEE Catalog Number: CFP1533Y-POD
ISBN: 978-1-5090-0072-2**

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1533Y-POD
ISBN (Print-On-Demand):	978-1-5090-0072-2
ISBN (Online):	978-1-5090-0071-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Introductory Section

Foreword	v]
Sponsoring	vi]
Organization Committee	vii]
Technical Program Committee	ix
VARI 2015 Best Paper	x

Tutorials

Low Power Design Essentials	xi
<i>Jan Rabaey, University of California at Berkeley - UCB, EUA</i>	
Ultra-Low-Voltage (ULV) IC Design: Designing for VDD below kT/q	xii
<i>Márcio Cherem Schneider, Universidade Federal de Santa Catarina - UFSC, Brazil</i>	
3D ICs - Moving from Silicon to Heterogeneous Technologies	xiii
<i>Maciej Ogorzalek, Jagiellonian University, Krakow, Poland</i>	
Cyber - Physical Systems: Reality, Dreams, and Fantasy	xiv
<i>Magdy A. Bayoumi, University of Louisiana at Lafayette, EUA</i>	

Keynotes

Lessons from Brain Connectivity for Future Interconnect in ICs, XI	xv
<i>Jan Rabaey, University of California at Berkeley - UCB, EUA</i>	
Majority-based Synthesis for Digital Nano-technologies, XI	xvi
<i>Giovanni de Micheli, EPFL, Switzerland</i>	
A Path towards Average-Case Silicon via Asynchronous Resilient Bundled-Data Design, XII	xvii
<i>Peter Beerel, University of Southern California (USC) in Los Angeles, EUA</i>	

Invited Talks

Frame Free Vision, XII	xviii
<i>Teresa Serrano-Gotarredona, IMSECNM-CSIC, Sevilla; University of Sevilla, Spain</i>	
System-Level Design of Heterogeneous System-on-Chip Architectures, XIII	xix
<i>Luca Carloni, Columbia University, EUA</i>	
Rethinking "Things" Design - The Missing Technology Link in the Internet of Things (IoT), XIII	xx
<i>Massimo Alioto, National Univ. of Singapore, Singapore</i>	

Session 1: Compensation at Architectural or Application Level

Chair: Massimo Alioto, National University of Singapore, Singapore

- | | |
|---|-----------|
| 1.1. An Application-Specific NBTI Ageing Analysis Method | 1 |
| <i>Haider Abbas, Mark Zwolinski and Basel Halak, (University of Southampton, UK)</i> | |
| 1.2. Delay Variation Compensation through Error Correction using Razor | 5 |
| <i>Adelson N. Chua, Rico Jossel M. Maestro, Mark Earvin V. Alba, Wes Vernon V. Lofamia, Bernard Raymond D. Pelayo, Ken Bryan F. Fabay, John Cris F. Jardin, Kervin John C. Jocson, Joy Alinda R. Madamba, John Richard E. Hizon, and Louis P. Alarcon, (University of the Philippines Diliman, Philippines)</i> | |
| 1.3. 2.64 pJ Reference-Free Power Supply Monitor with a Wide Temperature Range | 9 |
| <i>Hernán Cerqueira, Pablo Ituero and Marisa Lopez-Vallej, (Universidad Politécnica de Madrid, Spain)</i> | |
| 1.4. Exploration of Noise Robustness and Sensitivity of Bulk Current Sensors for Soft Error Detection | 13 |
| <i>João Guilherme Mourão Melo¹, Frank Sill Torres¹ and Rodrigo Possamai Bastos², (Universidade Federal de Minas Gerais¹, Brazil and Université de Grenoble-TIMA², France)</i> | |

Session 2: Simulation and Characterization of Devices and Processing Variations

Chair: Nadine Azemard, LIRMM, France

- | | |
|---|-----------|
| 2.1 Study And Reduction of Variability in 28nm FDSOI Technology | 19 |
| <i>Gilles Jacquemod¹, Zhaopeng Wei¹, Jad Modad¹, Emeric de Foucauld², Frederic Hameau², Yves Leduc¹ and Philippe Lorenzini¹, (Université Nice Sophia Antipolis¹, France and CEA-LETI², France)</i> | |
| 2.2. Energy Study for 28nm FDSOI Technology | 23 |
| <i>Rida Kheirallah¹, Nadine Azemard¹ and Gilles Ducharme², (LIRMM¹, France and Université Montpellier², France)</i> | |
| 2.3. Within-Die and Die-to-Die Variability on 65nm CMOS : Oscillators Experimental Results | 27 |
| <i>Juan Pablo Martinez Brito^{1,2}, Marcelo Lubaszewski^{1,2}, and Sergio Bampi¹ (UFRGS¹, Brazil and CEITEC S.A², Brazil)</i> | |
| 2.4. MOSFET Stacked-Pair Test Structure for Mismatch evaluation by estimating the on-resistance ratio | 33 |
| <i>Juan Pablo Martinez Brito^{1,2}, Marcelo Lubaszewski^{1,2}, and Sergio Bampi¹ (UFRGS¹, Brazil and CEITEC S.A², Brazil)</i> | |
| 2.5. Global statistical methodology for the analysis of equipment parameter effects on TSV formation | 39 |

Frederic Roger¹, Lado Filipovic², Anderson Singulani¹, Sara Carniello¹ and Siegfried Selberherr², (ams AG¹, Austria and TU Wien², Austria)

Session 3: Noise and Variability Modeling in CMOS Circuits

Chair: Sergio Bampi - UFRGS- Brazil

- 3.1. Is intrinsic noise a limiting factor for subthreshold digital logic in nanoscale CMOS? 45**
Francisco Veirano¹, Fernando Silveira¹ and Lirida Naviner², (Universidad de la Republica¹, Uruguay and TELECOM ParisTech², France)
- 3.2. A Noise Suppressing Filter Design for Reducing Deconvolution Error of Both-Directions Downward Sloped Asymmetric RTN Long-Tail Distributions 51**
Hiroyuki Yamauchi¹ and Worawit Somha², (Fukuoka Institute of Technology¹, Japan and King Mongkut's Institute of Technology Ladkrabang², Thailand)