

2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2016)

**Vienna, Austria
11 – 14 April 2016**



**IEEE Catalog Number: CFP16044-POD
ISBN: 978-1-4673-8642-5**

**Copyright © 2016 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16044-POD
ISBN (Print-On-Demand):	978-1-4673-8642-5
ISBN (Online):	978-1-4673-8641-8
ISSN:	1545-3421

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Message from the Program and Track Chairs	iii
Organizers.....	v
Technical Program Committees.....	vi
List of Secondary Reviewers	viii

Session 1: RTOS and Runtime Software

A Real-Time Scratchpad-centric OS for Multi-core Embedded Systems.....	1
<i>Rohan Tabish, Renato Mancuso, Saud Wasly, Ahmed Alhammad, Sujit S. Phatak, Rodolfo Pellizzoni and Marco Caccamo</i>	
OSEK-Like Kernel Support for Engine Control Applications Under EDF Scheduling	13
<i>Vincenzo Apuzzo, Alessandro Biondi and Giorgio Buttazzo</i>	
A Kernel for Energy-Neutral Real-Time Systems with Mixed Criticalities	25
<i>Peter Wägemann, Tobias Distler, Heiko Janker, Phillip Raffeck and Volkmar Sieh</i>	
Temporal Isolation of Hard Real-time Applications on Many-core Processors	37
<i>Quentin Perret, Pascal Maurère, Eric Noulard, Claire Pagetti, Pascal Sainrat and Benoit Triquet</i>	

Session 2: Work-in-Progress and Demos

Poster Abstracts:

POSTER ABSTRACT: Towards Parallelizing Legacy Embedded Control Software Using the LET Programming Paradigm.....	51
<i>Julien Hennig, Hermann von Hasseln, Hassan Mohammad, Stefan Resmerita, Stefan Lukesch and Andreas Naderlinger</i>	
POSTER ABSTRACT: Towards Correct Transformation: From High-Level Models to Time-Triggered Implementations	52
<i>Hela Guesmi, Belgacem Ben Hedia, Mathieu Jan, Simon Bliudzey and Saddek Bensalem</i>	
POSTER ABSTRACT: Slot-Level Time-Triggered Scheduling on COTS Multicore Platform with Resource Contentions	53
<i>Ankit Agrawal, Gerhard Fohler, Jan Nowotsch, Sascha Uhrig and Michael Paulitsch</i>	
POSTER ABSTRACT: Scheduling of Multi-Threaded Tasks to Reduce Intra-Task Cache Contention.....	54
<i>Corey Tessler and Nathan Fisher</i>	

POSTER ABSTRACT: I/O Contention Aware Mapping of Multi-criticalities Real-time Applications over Many-core Architectures	55
<i>Laure Abdallah, Mathieu Jan, Jérôme Ermont and Christian Fraboul</i>	
POSTER ABSTRACT: Memory-aware Response Time Analysis for P-FRP Tasks	56
<i>Xingliang Zou and Albert M.K. Cheng</i>	
POSTER ABSTRACT: Cache Persistence Aware Response Time Analysis for Fixed Priority Preemptive Systems	57
<i>Syed Aftab Rashid, Geoffrey Nelissen and Eduardo Tovar</i>	
POSTER ABSTRACT: An Optimizing Framework for Real-time Scheduling	58
<i>Sakthivel Manikandan Sundharam, Sebastian Altmeyer and Nicolas Navet</i>	
POSTER ABSTRACT: Preliminary Performance Evaluation of HEF Scheduling Algorithm	59
<i>Carlos A. Rincon and Albert M. K. Cheng</i>	
POSTER ABSTRACT: Using Linked List in Exact Schedulability Tests for Fixed Priority Scheduling... ..	60
<i>Jiaming Lv, Xingliang Zou, Yu Jiang and Albert M. K. Cheng</i>	
POSTER ABSTRACT: Online Semi-Partitioned Multiprocessor Scheduling of Soft Real-Time Periodic Tasks for QoS Optimization	61
<i>Behnaz Sanati and Albert M.K. Cheng</i>	
POSTER ABSTRACT: Towards Worst-Case Bounds Analysis of the IEEE 802.15.4e	62
<i>Harrison Kurunathan, Ricardo Severino, Anis Koubaa and Eduardo Tovar</i>	
Demo Abstracts:	
DEMO ABSTRACT: TEMPO: Integrating Scheduling Analysis in the Industrial Design Practices	63
<i>Rafik Henia, Laurent Rioux and Nicolas Sordon</i>	
DEMO ABSTRACT: Applications of the CPAL Language to Model, Simulate and Program Cyber-Physical Systems.....	64
<i>Loïc Fejoz, Nicolas Navet, Sakthivel Manikandan Sundharam and Sebastian Altmeyer</i>	
DEMO ABSTRACT: Demonstration of the FMTV 2016 Timing Verification Challenge.....	65
<i>Arne Hamann, Dirk Ziegenbein, Simon Kramer and Martin Lukasiewicz</i>	
DEMO ABSTRACT: Response-Time Analysis for Task Chains in Communicating Threads with pyCPA... ..	66
<i>Johannes Schlatow, Jonas Peeck and Rolf Ernst</i>	

DEMO ABSTRACT: Run-Time Monitoring Environments for Real-Time and Safety Critical Systems.....	67
<i>Geoffrey Nelissen, Humberto Carvalho, David Pereira and Eduardo Tovar</i>	

DEMO ABSTRACT: Timing Aware Hardware Virtualization on the L4Re Microkernel Systems.....	68
<i>Adam Lackorzynski and Alexander Warg</i>	

DEMO ABSTRACT: Predictable SoC Architecture based on COTS Multi-core.....	69
<i>Nitin Shivaraman, Sriram Vasudevan and Arvind Easwaran</i>	

DEMO ABSTRACT: A Real-time Low Datarate Protocol for Cooperative Mobile Robot Teams.....	70
<i>Gaetano Patti, Giovanni Muscato, Nunzio Abbate and Lucia Lo Bello</i>	

Session 3: Memory

Criticality- and Requirement-aware Bus Arbitration for Multi-core Mixed Criticality Systems.....	73
<i>Mohamed Hassan and Hiren Patel</i>	

Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Controllers.....	85
<i>Yonghui Li, Benny Akesson, Kai Lampka and Kees Goossens</i>	

Memory Servers for Multicore Systems	97
<i>Rodolfo Pellizzoni and Heechul Yun</i>	

Session 4: Scheduling

TaskShuffler: A Schedule Randomization Protocol for Obfuscation Against Timing Inference Attacks in Real-Time Systems.....	111
<i>Man-Ki Yoon, Sibin Mohan, Chien-Ying Chen and Lui Sha</i>	

Analysis and Implementation of Global Preemptive Fixed-Priority Scheduling with Dynamic Cache Allocation	123
<i>Meng Xu, Linh Thi Xuan Phan, Hyon-Young Choi and Insup Lee</i>	

Exploring Energy Saving for Mixed-Criticality Systems on Multi-cores.....	135
<i>Sujay Narayana, Pengcheng Huang, Georgia Giannopoulou, Lothar Thiele and R. Venkatesha Prasad</i>	

Session 5: Outstanding Papers

Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning.....	149
<i>Namhoon Kim, Bryan Ward, Micaiah Chisholm, Cheng-Yang Fu, James H. Anderson and F. Donelson Smith</i>	

Taming Non-blocking Caches to Improve Isolation in Multicore Real-Time Systems	161
<i>Prathap Kumar Valsan, Heechul Yun and Farzad Farshchi</i>	

Mixed-Criticality Federated Scheduling for Parallel Real-Time Tasks	173
<i>Jing Li, David Ferry, Shaurya Ahuja, Kunal Agrawal, Christopher Gill and Chenyang Lu</i>	

Complete, High-Assurance Determination of Loop Bounds and Infeasible Paths for WCET Analysis.....	185
<i>Thomas Sewell, Felix Kam and Gernot Heiser</i>	

Session 6: Dataflow and Stateflow Modelling

Symbolic Buffer Sizing for Throughput-Optimal Scheduling of Dataflow Graphs	199
<i>Adnan Bouakaz, Pascal Fradet and Alain Girault</i>	

Modeling Multi-periodic Simulink Systems by Synchronous Dataflow Graphs.....	209
<i>Enagnon Cédric Klikpo, Jad Khatib and Alix Munier-Kordon</i>	

Combining Offsets with Precedence Constraints to Improve Temporal Analysis of Cyclic Real-Time Streaming Applications.....	219
<i>Philip S. Kurtin, Joost P.H.M. Hausmans and Marco J.G. Bekooij</i>	

From Stateflow Simulation to Verified Implementation: A Verification Approach and A Real-Time Train Controller Design.....	231
<i>Yu Jiang, Yixiao Yang, Han Liu, Hui Kong, Ming Gu, Jiaguang Sun and Lui Sha</i>	

Session 7: Networks and Communication

Response-Time Analysis for Task Chains in Communicating Threads	245
<i>Johannes Schlatow and Rolf Ernst</i>	

Buffer Space Allocation for Real-Time Priority-Aware Networks	255
<i>Hany Kashif and Hiren Patel</i>	

Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems.....	267
<i>Milos Panic, Carles Hernandez, Eduardo Quinones, Jaume Abella and Francisco J. Cazorla</i>	

Multi-Objective Co-Optimization of FlexRay-based Distributed Control Systems279
Debayan Roy, Licong Zhang, Wanli Chang, Dip Goswami and Samarjit Chakraborty

Session 8: Timing Analysis and Memory

Precise Cache Timing Analysis via Symbolic Execution.....293
Duc-Hiep Chu, Joxan Jaffar and Rasool Maghareh

**Improving Early Design Stage Timing Modeling in Multicore
Based Real-Time Systems305**
David Trilla, Javier Jalle, Mikel Fernandez, Jaume Abella and Francisco J. Cazorla

Trading Cores for Memory Bandwidth in Real-Time Systems.....317
Ahmed Alhammad and Rodolfo Pellizzoni