

2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS 2016)

**Kosice, Slovakia
20 – 22 April 2016**



**IEEE Catalog Number: CFP16DDE-POD
ISBN: 978-1-5090-2468-1**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16DDE-POD
ISBN (Print-On-Demand):	978-1-5090-2468-1
ISBN (Online):	978-1-5090-2467-4

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Session 1A: Soft Errors and Reliability

Exploiting Error Detection Latency for Parity-based Soft Error Detection <i>Gökçe Aydos, Görschwin Fey</i>	3
System-level Reliability Evaluation through Cache-aware Software-based Fault Injection <i>Firas Kaddachi, Maha Kooli, Giorgio Di Natale, Alberto Bosio, Mojtaba Ebrahimi, Mehdi Tahoori</i>	9
A Fault Injection Platform for the Analysis of Soft Error Effects in FPGA Soft Processors <i>Aitzan Sari, Mihalís Psarakis</i>	15
Parity Waterfall Method <i>Jaroslav Borecký, Martin Kohlík, Hana Kubátová</i>	21

Session 1B: Analog Design

Comparison of Gate-Driven and Bulk-Driven Current Mirror Topologies <i>Matej Rakús, Viera Stopjaková, Daniel Arbet</i>	27
A Chaotically Injected Timing Technique for Ring-Based Oscillators <i>Yo-Hao Tu, Kuo-Hsing Cheng, Wei-Ren Wang, Jen-Chieh Liu, Hong-Yi Huang</i>	31
Optical Receivers in 0.35 μm BiCMOS for Heterogeneous 3D Integration <i>Dinka Milovančev, Paul Brandl, Nemanja Vokić, Bernhard Goll, Kerstin Schneider-Hornstein, Horst Zimmermann</i>	35
Low-Voltage Bulk-Driven Variable Gain Amplifier in 130 nm CMOS Technology <i>Daniel Arbet, Martin Kováč, Lukáš Nagy, Viera Stopjaková, Juraj Brenkuš</i>	40

Session 2A: Digital Design

Multi-Objective BDD Optimization for RRAM based Circuit Design <i>Saeideh Shirinzadeh, Mathias Soeken, Rolf Drechsler</i>	46
FPGA Architecture of Multi-Codeword LDPC Decoder with Efficient BRAM Utilization <i>Sergiu Nimara, Oana Boncalo, Alexandru Amaricai, Mircea Popa</i>	52
A General Approach for Comparing Metastable Behavior of Digital CMOS Gates <i>Thomas Polzer, Andreas Steininger</i>	56
Hardware Implementation of a Medium Access Control Layer for Industrial Wireless LAN <i>Klaus Tittelbach-Helmrich, Zoran Stamenkovic</i>	62

Session 2B: Mixed-signal Design & Test

Comparative BTI Analysis for Various Sense Amplifier Designs <i>Innocent Agbo, Mottaqiallah Taouil, Said Hamdioui, Pieter Weckx, Stefan Cosemans, Praveen Raghavan, Francky Catthoor</i>	68
Impedance calculation based method for AC fault analysis of mixed-signal circuits <i>Juraj Brenkuš, Viera Stopjaková, Lukáš Nagy, Daniel Arbet</i>	74
A Mixed Domain Sizing Approach for RF Circuit Synthesis <i>Engin Afacan, Gunhan Dundar</i>	80
Co-design of CML IO and Interposer Channel for Low Area and Power Signaling <i>Muhammad Waqas Chaudhary, Andy Heinig</i>	84

Embedded Tutorial

Introduction to Approximate Computing <i>Lukas Sekanina, Brno University of Technology, Czech Republic</i>	90
---	----

Session 3A: Medical Applications

8 Channel Neural Stimulation ASIC for Epidural Visual Cortex Stimulation with on Board 90 ppm/°C Current Reference <i>Dmitry Osipov, Steffen Paul</i>	96
BioSoC: Highly Integrated System-on-Chip for Health Monitoring <i>Krzysztof Siwiec, Krzysztof Marcinek, Piotr Boguszewicz, Tomasz Borejko, Aleh Halauko, Adam Jarosz, Jakub Kopański, Ewa Kurjata-Pfifzner, Paweł Narczyk, Maciej Plasota, Andrzej Wielgus, Witold Adam Pleskacz</i>	102
Precision Human Body Temperature Measurement Based on Thermistor Sensor <i>Paweł Narczyk, Krzysztof Siwiec, Witold A. Pleskacz</i>	108

Session 3B: Microprocessor Test

Test of Automotive Embedded Processors with High Diagnostic Resolution <i>Christian Gleichner, Heinrich T. Vierhaus</i>	113
An Effective Approach for Functional Test Programs Compaction <i>Aymen Touati, Alberto Bosio, Patrick Girard, Arnaud Virazel, Matteo Sonza Reorda, Paolo Bernardi</i>	119
FPGA-controlled PCBA Power-On Self-test using Processor's Debug Features <i>Boyang Du, Ernesto Sanchez, Matteo Sonza Reorda, Julio Pérez Aclé, Anton Tsertov</i>	125

Session 4A: Design for Testability

Sequential Test Decompressors with Fast Variable Wide Spreading <i>Ondrej Novák, Jiří Jeníček, Martin Rozkovec</i>	132
Built-in Self-Repair Architecture Generator for Digital Cores <i>Stefan Kristofik, Marcel Balaz</i>	138
High-Level Modeling and Testing of Multiple Control Faults in Digital Systems <i>Artjom Jasnetski, Stephen Oyeniran, Anton Tsertov, Mario Schölzel, Raimund Ubar</i>	144

Session 5A: Power-aware Design

A Hybrid Power Modeling Approach to Enhance High-Level Power Models <i>Alejandro Nocua Cifuentes, Arnaud Virazel, Alberto Bosio, Patrick Girard, Cyril Chevalier</i>	151
Early-Stage Verification of Power-Management Specification in Low-Power Systems Design <i>Dominik Macko, Katarína Jelemenská, Pavel Čičák</i>	157
Energy-Aware Scheduling of FIR Filter Structures using a Timed Automata Model <i>Erik Ramsgaard Wognsen, Rene Rydhof Hansen, Kim Guldstrand Larsen, Peter Koch</i>	163

Session 6A: Industrial Applications

Verification Approach Based on Emulation Technology <i>Arkadiusz Koczor, Łukasz Matoga, Piotr Penkala, Adam Pawlak</i>	169
---	-----

Implementation of DBFN Processor for Synthetic Aperture Radar Application <i>Oliver Schrape, Arkadiusz Koczor, Piotr Penkala, Vladimir Petrovic, Milos Krstic</i>	175
Implementation of a Real Time Unit for Satellite Applications <i>Aleksandar Simevski, Klaus Schleisiek, Vladimir Petrovic, Norbert Beller, Patryk Skoncej, Gunter Schoof, Milos Krstic</i>	180

Poster Session

The Design Features of Low-Temperature Radiation-Hardened Instrumentation Amplifiers and Sensor Interfaces <i>Alexei Evgenievich Titov, Nikolay Nikolaevich Prokopenko, Ilya Viktorovich Pakhomov</i>	186
A New Method for Path Criticality Calculation <i>Róbert Tamáši, Miroslav Siebert, Petr Fišer, Elena Gramatová</i>	190
Low Power Voltage Sensing Through Capacitance to Digital Conversion <i>Delong Shang, Yuqing Xu, Kaiyuan Gao, Fei Xia, Alex Yakovlev</i>	194
Efficient Triggering of Trojan Hardware Logic <i>Artemios G. Voyiatzis, Kyriakos G. Stefanidis, Paris Kitsos</i>	200
Gm-C Filter with Automatic Calibration Scheme <i>Hong-Yi Huang, Kun-Yuan Chen, Jia-Hao Xie, Ming-Ta Lee, Hao-Chiao Hong, Kuo-Hsing Cheng</i>	206
A New User-Friendly ATPG Platform for Digital Circuits <i>Marek Lipovský, Ján Švarc, Elena Gramatová, Petr Fišer</i>	210
Comparing Proton and Neutron Induced SEU Cross Section in FPGA <i>Tomas Vanat, Filip Krizek, Jozef Ferencei, Hana Kubatova</i>	214
Integer-N Phase Locked Loop for Bluetooth Receiver in CMOS 130 nm Technology <i>Igor Butryn, Krzysztof Siwiec, Jakub Kopański, Witold Pleskacz</i>	218
Low-Voltage Indoor Energy Harvesting Using Photovoltaic Cell <i>Hong-Yi Huang, Shao-Zu Yen, Jhen-Hong Chen, Hao-Chiao Hong, Kuo-Hsing Cheng</i>	223
Optimized Differencing Algorithm for Firmware Updates of Low-Power Devices <i>Ondrej Kachman, Marcel Balaz</i>	227
Real-Time Sleep Detection and Warning System to Ensure Driver's Safety Based on EEG <i>Michael S. Saleab, Mohamed A. Abd El Ghany, Ramez M. Toma, Klaus Hofmann</i>	231
A Rule-Based Approach for Minimizing Power Dissipation of Digital Circuits <i>Subrata Das, Parthasarathi Dasgupta, Petr Fiser, Sudip Ghosh, Debesh Kumar Das</i>	237
CMOS Variable-Gain Amplifier for Low-Frequency Applications <i>Michal Šovčík, Michal Matúška, Daniel Arbet, Viera Stopjaková</i>	243