

# **2016 53rd ACM/EDAC/IEEE Design Automation Conference (DAC 2016)**

**Austin, Texas, USA  
5-9 June 2016**

**Pages 1-504**



**IEEE Catalog Number: CFP16DAC-POD  
ISBN: 978-1-4673-8730-9**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\*This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16DAC-POD
ISBN (Print-On-Demand):	978-1-4673-8730-9
ISBN (Online):	978-1-4673-8729-3
ISSN:	0738-100X

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)

## PROCEEDINGS TABLE OF CONTENTS

June 5-9, 2016

Austin Convention Center

Austin, TX, United States

- 8.1** Airtouch: A Novel Single Layer 3D Touch Sensing System for Human/Mobile Devices Interactions 1  
*Li Du, Albert Liu, Kye Cheung*
- 8.2** A 2.2 GHz SRAM with High Temperature Variation Immunity for Deep Learning Application under 28nm 7  
*Chun Chen Liu, Yen-Hsiang Wang, YiLei Li, Chien-Heng Wong, Tien Pei Chou, Young-Kai Chen, M.-C. Frank Chang*
- 8.3** Wireless sensor nodes for environmental monitoring in Internet of Things 13  
*Ting-Chou Lu, Li-Ren Huang, Yu Lee, Kun-Ju Tsai, Yu-Te Liao, Nai-Chen Cheng, Yuan-Hua Chu, Yi-Hsing Tsai, Fang-Chu Chen, Tzi-Cker Chiueh*
- 12.1** Accurate Phase-Level Cross-Platform Power and Performance Estimation 18  
*Xinnian Zheng, Lizy K. John, Andreas Gerstlauer*
- 12.2** Latency Sensitivity-Based Cache Partitioning for Heterogeneous Multi-core Architecture 24  
*Po-Han Wang, Cheng-Hsuan Li, Chia-Lin Yang*
- 12.3** Single-Tier Virtual Queuing: An Efficacious Memory Controller Architecture for MPSoCs with Multiple Realtime Cores 30  
*Yang Song, Kambiz Samadi, Bill Lin*
- 12.4** Debugging and Verifying SoC Designs through Effective Cross-Layer Hardware-Software Co-simulation 36  
*Keith A. Campbell, Leon He, Liwei Yang, Swathi T. Gurumani, Kyle Rupnow, Deming Chen*
- 13.1** Efficient Performance Modeling via Dual-Prior Bayesian Model Fusion for Analog and Mixed-Signal Circuits 42  
*Qicheng Huang, Chenlei Fang, Fan Yang, Xuan Zeng, Dian Zhou, Xin Li*
- 13.2** Correlated Bayesian Model Fusion: Efficient Performance Modeling of Large-Scale Tunable Analog/RF Integrated Circuits 48  
*Fa Wang, Xin Li*
- 13.3** Efficient Performance Modeling of Analog Integrated Circuits via Kernel Density Based Sparse Regression 54  
*Chenlei Fang, Qicheng Huang, Fan Yang, Xuan Zeng, Dian Zhou, Xin Li*
- 13.4** Relevance Vector and Feature Machine for Statistical Analog Circuit Characterization and Built-In Self-Test Optimization 60  
*Honghuang Lin, Peng Li*
- 14.1** Reliability-Aware Design to Suppress Aging 66  
*Hussam Amrouh, Behnam Khaleghi, Andreas Gerstlauer, Jörg Henkel*
- 14.2** Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance 72  
*Jeremy Constantin, Zheng Wang, Georgios Karakonstantis, Anupam Chattopadhyay, Andreas Burg*

# 2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)

## PROCEEDINGS TABLE OF CONTENTS

June 5-9, 2016

Austin Convention Center

Austin, TX, United States

- 14.3** Serial T0: Approximate Bus Encoding for Energy-Efficient Transmission of Sensor Signals 78  
*Daniele Jahier Pagliari, Enrico Macii, Massimo Poncino*
- 14.4** Designing Approximate Circuits using Clock Overgating 84  
*Younghoon Kim, Swagath Venkataramani, Kaushik Roy, Anand Raghunathan*
- 16.2** Heterogeneous Datacenters: Options and Opportunities 90  
*Jason Cong, Muhuan Huang, Di Wu, Cody Hao Yu*
- 16.3** The Case for Embedded Scalable Platforms 96  
*Luca Carloni*
- 21.1** A New Learning Method for Inference Accuracy, Core Occupation, and Performance Co-optimization on TrueNorth Chip 102  
*Wei Wen, Chunpeng Wu, Yandan Wang, Kent Nixon, Qing Wu, Mark Barnell, Hai Li, Yiran Chen*
- 21.2** Dot-Product Engine for Neuromorphic Computing: Programming 1T1M Crossbar to Accelerate Matrix-Vector Multiplication 108  
*Miao Hu, John Paul Strachan, Zhiyong Li, Emmanuelle M. Grafals, Noraica Davila, Catherine Graves, Sity Lam, Ning Ge, Stanley R. Williams, Jianhua Yang*
- 21.3** Perform-ML: Performance Optimized Machine Learning by Platform and Content Aware Customization 114  
*Azalia Mirhoseini, Bitu Darvish Rouhani, Ebrahim Songhori, Farinaz Koushanfar*
- 21.4** Low-Power Approximate Convolution Computing Unit with Domain-Wall Motion Based "Spin-Memristor" for Image Processing Applications 120  
*Yong Shim, Abhronil Sengupta, Kaushik Roy*
- 22.1** A Framework for Verification of SystemC TLM Programs with Model Slicing: A Case Study 126  
*Reza Hajisheykhi, Mohammad Roohitavaf, Ali Ebneenasir, Sandeep Kulkarni*
- 22.2** Design Partitioning for Large-Scale Equivalence Checking and Functional Correction 132  
*Grace Wu, Yi-Tin Sun, Jie-Hong (Roland) Jiang*
- 22.3** Probabilistic Bug-Masking Analysis for Post-Silicon Tests in Microprocessor Verification 138  
*Doowon Lee, Tom Kolan, Arkadiy Morgenshtein, Vitali Sokhin, Ronny Morad, Avi Ziv, Valeria Bertacco*
- 22.4** Fault Injection Acceleration by Simultaneous Injection of Non-interacting Faults 144  
*Mojtaba Ebrahimi, MohammadHadi Moshrefpour, Mohammad Saber Golanbari, Mehdi B. Tahoori*
- 23.1** Privacy Preserving Localization for Smart Automotive Systems 150  
*Siam Umar Hussain, Farinaz Koushanfar*
- 23.2** Integration of Multi-Sensor Occupancy Grids into Automotive ECUs 156  
*Tiana Rakotovoao, Julien Mottin, Diego Puschini, Christian Laugier*

# 2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)

## PROCEEDINGS TABLE OF CONTENTS

June 5-9, 2016

Austin Convention Center

Austin, TX, United States

- 23.3** Formal Reliability Analysis of Switched Ethernet Automotive Networks under Transient Transmission Errors 162  
*Fedor Smirnov, Michael Glaß, Felix Reimann, Jürgen Teich*
- 23.4** Random Modulo: a New Processor Cache Design for Real-Time Critical Systems 168  
*Carles Hernandez, Jaume Abella, Andrea Gianarro, Jan Andersson, Francisco J. Cazorla*
- 24.1** Cross-Layer Modeling and Optimization for Electromigration Induced Reliability 174  
*Taeyoung Kim, Zeyu Sun, Chase Cook, Hengyang Zhao, Ruiwen Li, Daniel Wong, Sheldon X.-D. Tan*
- 24.2** Optimizing Device Reliability Effects at the Intersection of Physics, Circuits, and Architecture 180  
*Sachin Sapatnekar, Deepashree Sengupta, Vivek Mishra*
- 24.4** Cross-layer Approaches for Soft Error Modeling and Mitigation 186  
*Mojtaba Ebrahimi, Mehdi Tahoori*
- 25.3** Energy Harvesting and Transient Computing: A Paradigm Shift for Embedded Systems? 192  
*Geoff Merrett*
- 29.1** A Low-Cost Conflict-Free NoC for GPGPUs 194  
*Xia Zhao, Sheng Ma, Yuxi Liu, Lieven Eeckhout, Zhiying Wang*
- 29.2** Notifying Memories: a case-study on Data-Flow Applications with NoC Interfaces Implementation 200  
*Kevin J. M. Martin, Mostafa Rizk, Jean-Philippe Diguët, Martha Johanna Sepulveda*
- 29.3** Quest for High-Performance Bufferless NoCs with Single-Cycle Express Paths and Self-Learning Throttling 206  
*Bhavaya K. Daya, Li-Shiuan Peh, Anantha Chandrakasan*
- 29.4** DISCO: A Low Overhead In-Network Data Compressor for Energy-Efficient Chip Multi-Processors 212  
*Ying Wang, Huawei Li, Yinhe Han, Jun Zhou, Xiaowei Li*
- 29.5** Achieving Lightweight Multicast in Asynchronous Networks-on-Chip Using Local Speculation 218  
*Kshitij Bhardwaj, Steven M. Nowick*
- 29.6** PICO: Mitigating Heterodyne Crosstalk Due to Process Variations and Intermodulation Effects in Photonic NoCs 224  
*Sai Vineel Reddy Chittamuru, Ishan Thakkar, Sudeep Pasricha*
- 30.1** Multiple Patterning Layout Decomposition Considering Complex Coloring Rules 230  
*Hua-Yu Chang, Iris Hui-Ru Jiang*
- 30.2** Redundant Via Insertion for Multiple-Patterning Directed-Self-Assembly Lithography 236  
*Seongbo Shim, Woohyun Chung, Youngsoo Shin*

# 2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)

## PROCEEDINGS TABLE OF CONTENTS

June 5-9, 2016

Austin Convention Center

Austin, TX, United States

- 30.3** Self-Aligned Double Patterning-Aware Detailed Routing with Double Via Insertion and Via Manufacturability Consideration 242  
*Yixiao Ding, Chris Chu, Wai-Kei Mak*
- 30.4** Predicting Electromigration Mortality Under Temperature and Product Lifetime Specifications 248  
*Vivek Mishra, Sachin S. Sapatnekar*
- 30.5** A Monte Carlo Simulation Flow for SEU Analysis of Sequential Circuits 254  
*Meng Li, Ye Wang, Michael Orshansky*
- 30.6** Physics-Based Full-Chip TDDDB Assessment for BEOL Interconnects 260  
*Xin Huang, Valeriy Sukharev, Zhongdong Qi, Taeyoung Kim, Sheldon X.-D. Tan*
- 31.1** ageOpt-RMT: Compiler-Driven Variation-Aware Aging Optimization for Redundant Multithreading 266  
*Florian Kriebel, Semeen Rehman, Muhammad Shafique, Jörg Henkel*
- 31.2** Improving Mobile Gaming Performance through Cooperative CPU-GPU Thermal Management 272  
*Alok Prakash, Hussam Amrouch, Muhammad Shafique, Tulika Mitra, Jörg Henkel*
- 31.3** nZDC: A Compiler technique for near Zero silent Data Corruption 278  
*Moslem Didehban, Aviral Shrivastava*
- 31.4** Automatic Parallelization and Accelerator Offloading for Embedded Applications on Heterogeneous MPSoCs 284  
*Miguel Angel Aguilar, Rainer Leupers, Gerd Ascheid, Luis Gabriel Murillo*
- 31.5** Similarity-Based Wakeup Management for Mobile Systems in Connected Standby 290  
*Chun-Hao Kao, Sheng-Wei Cheng, Pi-Cheng Hsiu*
- 31.6** Synergistic Timing Speculation for Multi-threaded Programs 296  
*Atif Yasin, Jeff J. Zhang, Hu Chen, Sanghamitra Roy, Siddharth Garg, Koushik Chakraborty*
- 34.1** Cooperation or Competition? Coexistence of Safety and Security in Next-Generation Ethernet-Based Automotive Networks 302  
*Chung-Wei Lin, Huafeng Yu*
- 34.2** Towards Fail-Operational Ethernet Based In-Vehicle Networks 308  
*Mischa Möstl, Daniel Thiele, Rolf Ernst*
- 39.1** Distributed On-chip Voltage Regulation: Theoretical Stability Foundation, Over-design Reduction and Performance Optimization 314  
*Xin Zhan, Peng Li, Edgar Sanchez-Sinencio*
- 39.2** Accelerating Soft-Error-Rate (SER) Estimation in the Presence of Single Event Transients 320  
*Ji Li, Jeffrey Draper*

# 2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)

## PROCEEDINGS TABLE OF CONTENTS

June 5-9, 2016

Austin Convention Center

Austin, TX, United States

- 39.3** A Fast Simulator for the Analysis of Sub-Threshold Thermal Noise Transients 326  
*Marco Donato, R. Iris Bahar, William Patterson, Alexander Zaslavsky*
- 39.4** Spectral Graph Sparsification in Nearly-Linear Time Leveraging Efficient Spectral Perturbation Analysis 332  
*Zhuo Feng*
- 40.1** Efficient Probing Schemes for Fine-Pitch Pads of InFO Wafer-Level Chip-Scale Package 338  
*Yu-Chieh Huang, Bing-Yang Lin, Cheng-Wen Wu, Mincent Lee, Hao Chen, Hung-Chih Lin, Ching-Nen Peng, Min-Jer Wang*
- 40.2** Reducing Control Bit Overhead for X-Masking/X-Canceling Hybrid Architecture via Pattern Partitioning 344  
*Jin-Hyun Kang, Nur Toubia, Joon-Sung Yang*
- 40.3** EffiTest: Efficient Delay Test and Statistical Prediction for Configuring Post-silicon Tunable Buffers 350  
*Grace Li Zhang, Bing Li, Ulf Schlichtmann*
- 40.4** Comprehensive Optimization of Scan Chain Timing During Late-Stage IC Implementation 356  
*Kun Young Chung, Andrew B. Kahng, Jiajia Li*
- 41.1** Reducing Serial I/O Power in Error-Tolerant Applications by Efficient Lossy Encoding 362  
*Phillip Stanley-Marbell, Martin Rinard*
- 41.2** Improving Performance and Lifetime of NAND Storage Systems Using Relaxed Program Sequence 368  
*Jisung Park, Jaeyong Jeong, Sungjin Lee, Youngsun Song, Jihong Kim*
- 41.3** Data Cache Prefetching via Context Directed Pattern Matching for Coarse-Grained Reconfigurable Arrays 374  
*Chen Yang, Leibo Liu, Shouyi Yin, Shaojun Wei*
- 41.4** TEMP: Thread Batch Enabled Memory Partitioning for GPU 380  
*Mengjie Mao, Wujie Wen, Xiaoxiao Liu, Jingtong Hu, Danghui Wang, Yiran Chen, Hai Li*
- 42.3** Specification and Modeling for Systems-on-Chip Security Verification 386  
*Sharad Malik, Pramod Subramanyan*
- 43.2** Context-Aware Energy-Efficient Communication for IoT Sensor Nodes 392  
*Shreyas Sen*
- 48.1** CLEAR: Cross-Layer Exploration for Architecting Resilience - Combining Hardware and Software Techniques to Tolerate Soft Errors in Processor Cores 398  
*Eric Cheng, Shahrzad Mirkhani, Lukasz Szafaryn, Chen-Yong Cher, Hyungmin Cho, Kevin Skadron, Mircea R. Stan, Klas Lilja, Jacob Abraham, Pradip Bose, Subhasish Mitra*
- 48.2** Designing Guardbands for Instantaneous Aging Effects 404  
*Victor M. van Santen, Hussam Amrouh, Javier Martin Martinez, Montserrat Nafria, Jörg Henkel*

# 2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)

## PROCEEDINGS TABLE OF CONTENTS

June 5-9, 2016

Austin Convention Center

Austin, TX, United States

- 48.3 NVSim-VXs: An Improved NVSim for Variation Aware STT-RAM Simulation** 410  
*Enes Eken, LingHao Song, Ismail Bayram, Cong Xu, Wujie Wen, Yuan Xie, Yiran Chen*
- 48.4 A Novel Cross-Layer Framework for Early-Stage Power Delivery and Architecture Co-Exploration** 416  
*Cheng Zhuo, Kassan Unda, Yiyu Shi, Wei-Kai Shih*
- 49.1 A High-resolution Side-Channel Attack on Last Level Cache** 422  
*Mehmet Kayaalp, Nael Abu-Ghazaleh, Dmitry Ponomarev, Aamer Jaleel*
- 49.2 GarbledCPU: A MIPS Processor for Secure Computation in Hardware** 428  
*Ebrahim M. Songhori, Shaza Zeitouni, Ghada Dessouky, Thomas Schneider, Ahmad-Reza Sadeghi, Farinaz Koushanfar*
- 49.3 SecDCP: Secure Dynamic Cache Partitioning for Efficient Timing Channel Protection** 434  
*Yao Wang, Andrew Ferraiuolo, Danfeng Zhang, Andrew Myers, Edward Suh*
- 49.4 Physical Unclonable Functions-based Linear Encryption against Code Reuse Attacks** 440  
*Pengfei Qiu, Yongqiang Lyu, Jiliang Zhang, Xingwei Wang, Di Zhai, Dongsheng Wang, Gang Qu*
- 50.1 Near-Threshold Computing in FinFET Technologies: Opportunities for Improved Voltage Scalability** 446  
*Nathaniel Pinckney, Lucian Shifren, Brian Cline, Saurabh Sinha, Supreet Jeloka, Ronald Dreslinski, Trevor Mudge, Dennis Sylvester, David Blaauw*
- 50.2 Match-making for Monolithic 3D IC: Finding the Right Technology Node** 452  
*Kyungwook Chang, Saurabh Sinha, Brian Cline, Greg Yeric, Sung Kyu Lim*
- 50.3 Lower Power by Voltage Stacking: A fine-grained System Design Approach** 458  
*Kristof Blutman, Ajay Kapoor, Jacinto Garcia Martinez, Hamed Fatemi, José Pineda de Gyvez*
- 50.4 Leveraging FDSOI through Body Bias Domain Partitioning and Bias Search** 463  
*Johannes M. Kuehn, Hideharu Amano, Oliver Bringmann, Wolfgang Rosenstiel*
- 56.1 QB-Trees: Towards An Optimal Topological Representation and Its Applications to Analog Layout Designs** 469  
*I-Peng Wu, Hung-Chih Ou, Yao-Wen Chang*
- 56.2 Timing-Driven Cell Placement Optimization for Early Slack Histogram Compression** 475  
*Chau-Chin Huang, Yen-Chun Liu, Yu-Sheng Lu, Yun-Chih Kuo, Yao-Wen Chang, Sy-Yen Kuo*
- 56.3 Flip-flop Clustering by Weighted K-means Algorithm** 481  
*Gang Wu, Yue Xu, Dean Wu, Manoj Ragupathy, Yu-yen Mo, Chris Chu*
- 56.4 Legalization Algorithm for Multiple-Row Height Standard Cell Design** 487  
*Wing-Kai Chow, Chak-Wa Pui, Evangeline F.Y. Young*
- 56.5 Minimum-Implant-Area-Aware Detailed Placement with Spacing Constraints** 493  
*Kai-Han Tseng, Yao-Wen Chang, Charles C. C. Liu*



# 2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) PROCEEDINGS TABLE OF CONTENTS

June 5-9, 2016

Austin Convention Center

Austin, TX, United States

**56.6** Incremental Layer Assignment for Critical Path Timing 499

*Derong Liu, Bei Yu, Salim Chowdhury, David Z. Pan*

**57.1** Catching the Flu: Emerging threats from a Third Party Power Management Unit 505

*Rajesh JayashankaraShridevi, Chidhambaranathan Rajamanikkam, Sanghamitra Roy, Koushik Chakraborty*

**57.2** Information Dispersion for Trojan Defense through High-Level Synthesis 511

*S. T. Choden Konigsmark, Deming Chen, Martin D.F. Wong*

**57.3** STT-CMOS Hybrid Designs for Reverse-engineering Prevention 517

*Theodore Winograd, Hassan Salmani, Hamid M. Mahmoodi, Kris Gaj, Houman Homayoun*

**57.4** AVFSM: A Framework for Identifying and Mitigating Vulnerabilities in FSMs 523

*Adib Nahiyani, Kan Xiao, Kun Yang, Yier Jin, Domenic Forte, Mark Tehranipoor*

**57.5** PLL to the Rescue: A Novel EM Fault Countermeasure 529

*Noriyuki Miura, Zakaria Najm, Wei He, Xuan Thuy Ngo, Shivam Bhasin, Jean-Luc Danger, Makoto Nagata*

**57.6** Remote Attestation for Low-End Embedded Devices: the Prover's Perspective 535

*Ferdinand Brasser, Kasper B. Rasmussen, Ahmad-Reza Sadeghi, Gene Tsudik*

**58.1** Enabling Sub-blocks Erase Management to Boost the Performance of 3D NAND Flash Memory 541

*Tseng-Yi Chen, Yuan-Hao Chang, Chien-Chung Ho, Shuo-Han Chen*

**58.2** BLESS: A Simple and Efficient Scheme for Prolonging PCM Lifetime 547

*Marjan Asadinia, Majid Jalili, Hamid Sarbazi-Azad*

**58.3** A Model-Driven Approach to Warp/Thread-Block Level GPU Cache Bypassing 553

*Hongwen Dai, Saurabh Gupta, Chao Li, Christos Kartsaklis, Mike Mantor, Huiyang Zhou*

**58.4** A Real-time Energy-Efficient Superpixel Hardware Accelerator for Mobile Computer Vision Applications 559

*Injoon Hong, Jason Clemons, Luri Frosio, Rangharajan Venkatesan, Brucek Khailany, Stephen Keckler*

**58.5** An Area-Efficient Consolidated Configurable Error Correction for Approximate Hardware Accelerators 565

*Sana Mazahir, Osman Hasan, Rehan Hafiz, Muhammad Shafique, Jörg Henkel*

**58.6** Approximate Bitcoin Mining 571

*Matthew T. Vilim, Henry Duwe, Rakesh Kumar*

**61.1** Cross-Layer Approximations for Neuromorphic Computing: From Devices to Circuits and Systems 577

*Priyadarshini Panda, Abhronil Sengupta, Syed Shakib Sarwar, Gopalkrishnan Srinivasan, Swagath Venkataramani, Anand Raghunathan, Kaushik Roy*

**61.2** Cross-Layer Approximate Computing: From Logic to Architectures 583

*Muhammad Shafique, Rehan Hafiz, Semeen Rehman, Walaa El-Harouni, Jörg Henkel*

# 2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)

## PROCEEDINGS TABLE OF CONTENTS

June 5-9, 2016

Austin Convention Center

Austin, TX, United States

- 61.3** Approximate Computing with Partially Unreliable Dynamic Random Access Memory: Approximate DRAM 589  
*Matthias Jung, Deepak M. Mathew, Christian Weis, Norbert Wehn*
- 66.1** Novel CMOS RFIC Layout Generation with Concurrent Device Placement and Fixed-Length Microstrip Routing 593  
*Tsun-Ming Tseng, Bing Li, Ching-Feng Yeh, Hsiang-Chieh Jhan, Zuo-Min Tsai, Mark Po-Hung Lin, Ulf Schlichtmann*
- 66.2** Procedural Capacitor Placement in Differential Charge-Scaling Converters by Nonlinearity Analysis 599  
*Florin Burcea, Husni Habal, Helmut Graeb*
- 66.3** A Novel Time and Voltage Based SAR ADC Design with Self-Learning Technique 605  
*Abhilash Karnatakam Nagabhushana, Haibo Wang*
- 66.4** Extended Statistical Element Selection: A Calibration Method for High Resolution in Analog/RF Designs 611  
*Renzhi Liu, Jeffrey A. Weldon, Larry Pileggi*
- 67.1** A Low-Power Dynamic Divider for Approximate Applications 617  
*Soheil Hashemi, R. Iris Bahar, Sherief Reda*
- 67.2** Optimal Design of JPEG Hardware under the Approximate Computing Paradigm 623  
*Farhana Sharmin Snigdha, Deepashree Sengupta, Jiang Hu, Sachin S. Sapatnekar*
- 67.3** Minimizing the Energy-Delay Product of SRAM Arrays using a Device-Circuit-Architecture Co-Optimization Framework 629  
*Alireza Shafaei, Hassan Afzali-Kusha, Massoud Pedram*
- 67.4** Energy Efficient Computation with Asynchronous Races 635  
*Advait Madhavan, Timothy Sherwood, Dmitri Strukov*
- 68.1** A Quantitative Analysis on Microarchitectures of Modern CPU-FPGA Platforms 641  
*Young-kyu Choi, Jason Cong, Zhenman Fang, Yuchen Hao, Glenn Reinman, Peng Wei*
- 68.2** DeepBurning: Automatic Generation of FPGA-based Learning Accelerators for the Neural Network Family 647  
*Ying Wang, Jie Xu, Yinhe Han, Huawei Li, Xiaowei Li*
- 68.3** Resource Budgeting for Reliability in Reconfigurable Architectures 653  
*Hongyan Zhang, Lars Bauer, Jörg Henkel*
- 68.4** An MPSoC for Energy-Efficient Database Query Processing 659  
*Sebastian Haas, Oliver Arnold, Benedikt Nöthen, Tobias Seifert, Friedrich Pauls, Mattis Hasler, Yong Chen, Hermann Hensel, Sadia Moriam, Emil Matúš, Stefan Scholze, Georg Ellguth, Andreas Dixius, Sebastian Höppner, Stefan Schiefer, Stephan Hartmann, Steph*
- 69.1** Practical Statistical Static Timing Analysis with Current Source Models 665  
*Debjit Sinha, Vladimir Zolotov, Sheshashayee K. Raghunathan, Michael H. Wood, Kerim Kalafala*

# 2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) PROCEEDINGS TABLE OF CONTENTS

June 5-9, 2016

Austin Convention Center

Austin, TX, United States

## **69.2** Statistical Path Tracing in Timing Graphs 671

*Vasant B. Rao, Debjit Sinha, Nitin Srimal, Prabhat K. Maurya*

## **69.3** Efficient Transistor-level Timing Yield Estimation via Line Sampling 677

*Hiroimitsu Awano, Takashi Sato*

## **69.4** A Distributed Timing Analysis Framework for Large Designs 683

*Tsung-Wei Huang, Martin D.F. Wong, Debjit Sinha, Kerim Kalafala, Natesan Venkateswaran*

## **70.1** An MIG-based Compiler for Programmable Logic-in-Memory Architectures 689

*Mathias Soeken, Saeideh Shirinzadeh, Pierre-Emmanuel Gaillardon, Luca Amaru, Rolf Drechsler, Giovanni De Micheli*

## **70.2** Nonvolatile Memory Design Based on Ferroelectric FETs 695

*Sumitha George, Kaisheng Ma, Ahmedullah Aziz, Xueqing Li, John Sampson, Asif Khan, Sayeef Salahuddin, Meng-Fan Chang, Suman Datta, Sumeet K. Gupta, Vijaykrishnan Narayanan*

## **70.3** Architecting Energy-efficient STT-RAM based Register File for GPGPUs via Delta Compression 701

*Hang Zhang, Xuhao Chen, Nong Xiao, Fang Liu*

## **70.4** PDS: Pseudo-Differential Sensing Scheme for STT-MRAM 707

*Wang Kang, Tingting Pang, Bi Wu, Weifeng Lv, Youguang Zhang, Guangyu Sun, Weisheng Zhao*

## **71.1** Things, Trouble, Trust: On Building Trust in IoT Systems 713

*Tigist Abera, N Asokan, Lucas Davi, Farinaz Koushnafar, Andrew Paverd, Ahmad-Reza Sadeghi, Gene Tsudik*

## **71.3** Can IoT be Secured: Emerging Challenges in Connecting the Unconnected 719

*Nancy Cam-Winget, Ahmad-Reza Sadeghi, Yier Jin*

## **73.1** C-Brain: A deep learning accelerator that tames the diversity of CNNs through adaptive data-level parallelization 725

*Lili Song, Ying Wang, Yinhe Han, Xin Zhao, Bosheng Liu, Xiaowei Li*

## **73.2** Dynamic Energy-Accuracy Trade-off Using Stochastic Computing in Deep Neural Networks 731

*Kyoungsoon Kim, Jungki Kim, Joonsang Yu, Jungwoo Seo, Jongeun Lee, Kiyoun Choi*

## **73.3** Switched by Input: Power Efficient Structure for RRAM-based Convolutional Neural Network 737

*Lixue Xia, Tianqi Tang, Wenqin Huangfu, Ming Cheng, Xiling Yin, Boxun Li, Yu Wang, Huazhong Yang*

## **73.4** Simplifying Deep Neural Networks for Neuromorphic Architectures 743

*Jaeyong Chung, Taehwan Shin*

## **74.1** A Low-power Carry Cut-Back Approximate Adder with Fixed-point Implementation and Floating-point Precision 749

*Vincent Camus, Jeremy Schlachter, Christian C. Enz*

# 2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)

## PROCEEDINGS TABLE OF CONTENTS

June 5-9, 2016

Austin Convention Center

Austin, TX, United States

**74.2** An Efficient Method for Multi-level Approximate Logic Synthesis under Error Rate Constraint 755  
*Yi Wu, Weikang Qian*

**74.3** Precise Error Determination of Approximated Components in Sequential Circuits With Model Checking 761  
*Arun Chandrasekharan, Mathias Soeken, Daniel Grosse, Rolf Drechsler*

**74.4** Area Optimization of Resilient Designs Guided by a Mixed Integer Geometric Program 767  
*Hsin-Ho Huang, Huimei Cheng, Chris Chu, Peter A. Beereel*

**75.1** On Harmonic Fixed-Priority Scheduling of Periodic Real-Time Tasks with Constrained Deadlines 773  
*Tianyi Wang, Qiushi Han, Shi Sha, Wujie Wen, Gang Quan, Meikang Qiu*

**75.2** A Probabilistic Scheduling Framework for Mixed-Criticality Systems 779  
*Alejandro Masrur*

**75.3** Distributed Scheduling for Many-Cores Using Cooperative Game Theory 785  
*Anuj Pathania, Vanchinathan Venkataramani, Muhammad Shafique, Tulika Mitra, Jörg Henkel*

**75.4** Utilization Bounds on Allocating Rate-Monotonic Scheduled Multi-Mode Tasks on Multiprocessor Systems 791  
*Wen-Hung K. Huang, Jian-Jia Chen*

**76.1** DAG-Aware Logic Synthesis of Datapaths 797  
*Cunxi Yu, Mihir Choudhury, Andrew Sullivan, Maciej Ciesielski*

**76.2** Lin-Analyzer: A High-level Performance Analysis Tool for FPGA-based Accelerators 803  
*Guanwen Zhong, Alok Prakash, Yun Liang, Tulika Mitra, Smail Niar*

**76.3** Improving High-Level Synthesis with Decoupled Data Structure Optimization 809  
*Ritchie Zhao, Gai Liu, Shreesha Srinath, Christopher Batten, Zhiru Zhang*

**76.4** StitchUp: Automatic Control Flow Protection for High Level Synthesis Circuits 815  
*Shane T. Fleming, David Thomas*

**77.1** Plug-n-Learn: Automatic Learning of Computational Algorithms in Human-Centered Internet-of-Things Applications 821  
*Seyed Ali Rokni, Hassan Ghasemzadeh*

**77.2** A Semantics-Aware Design for Mounting Remote Sensors on Mobile Systems 827  
*Yu-Wen Jong, Pi-Cheng Hsiu, Sheng-Wei Cheng, Tei-Wei Kuo*

**77.3** Re-target-able software power management framework using SoC data auto-generation 833  
*Piyali Goswami, Sushaanth Srirangapathi, Chetan Matad, Stanley Liu*

# 2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)

## PROCEEDINGS TABLE OF CONTENTS

June 5-9, 2016

Austin Convention Center

Austin, TX, United States

- 77.4** Efficient Design Space Exploration via Statistical Sampling and AdaBoost Learning 839  
*Dandan Li, Shuzhen Yao, Yu-Hang Liu, Senzhang Wang, Xian-He Sun*
- 78.1** Ultra Low Power Integrated Transceivers for Near-Field IoT 845  
*Mihai Sanduleanu, Ibrahim (Abe) Elfadel*
- 78.2** Integrated Millimeter-Wave/Terahertz Sensor Systems for Near-Field IoT 851  
*Payam Heydari*
- 79.1** Who Is the Major Threat to Tomorrow's Security? You, the Hardware Designer 857  
*Wayne Burleson, Onur Mutlu, Mohit Tiwari*
- 80.1** High-Level Synthesis for Micro-Electrode-Dot-Array Digital Microfluidic Biochips 862  
*Zipeng Li, Kelvin Yi-Tse Lai, Po-Hsien Yu, Tsung-Yi Ho, Krishnendu Chakrabarty, Chen-Yi Lee*
- 80.2** Columba: Co-Layout Synthesis for Continuous-Flow Microfluidic Biochips 868  
*Tsun-Ming Tseng, Mengchu Li, Bing Li, Tsung-Yi Ho, Ulf Schlichtmann*
- 80.3** A Quantum Annealing Approach for Boolean Satisfiability Problem 874  
*Juexiao Su, Tianheng Tu, Lei He*
- 80.4** Unlocking Efficiency and Scalability of Reversible Logic Synthesis using Conventional Logic Synthesis 880  
*Mathias Soeken, Anupam Chattopadhyay*
- 81.1** SwiftGPU: Fostering Energy Efficiency in a Near-Threshold GPU Through a Tactical Performance Boost 886  
*Prabal Basu, Hu Chen, Shamik Saha, Koushik Chakraborty, Sanghamitra Roy*
- 81.2** VR-Scale: Runtime Dynamic Phase Scaling of Processor Voltage Regulators for Improving Power Efficiency 892  
*Hadi Asghari-Moghaddam, Hamid Reza Ghasemi, Abhishek A. Sinkar, Indrani Paul, Nam Sung Kim*
- 81.3** Exploration of Associative Power Management with Instruction Governed Operation for Ultra-low Power Design 898  
*Tianyu Jia, Yuanbo Fan, Russ Joseph, Jie Gu*
- 81.4** MORPh: Mobile OLED-friendly Recording and Playback System for Low Power Video Streaming 904  
*Xiang Chen, Jiachen Mao, Jiafei Gao, Kent Nixon, Yiran Chen*
- 81.5** HW/SW Co-design of Nonvolatile IO System in Energy Harvesting Sensor Nodes for Optimal Data Acquisition 910  
*Zewei Li, Yongpan Liu, Daming Zhang, Zhangyuan Wang, Xin Shi, Wenyu Sun, Chun Jason Xue, Jiwu Shu, Huazhong Yang*
- 81.6** Shift Sprinting: Fine-Grained Temperature-Aware NoC-based MCSoc Architecture in Dark Silicon Age 916  
*Amin Rezaei, Danella Zhao, Masoud Daneshthalab, Hongyi Wu*

# 2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)

## PROCEEDINGS TABLE OF CONTENTS

June 5-9, 2016

Austin Convention Center

Austin, TX, United States

- 82.1** Performance-Aware Task Scheduling for Energy Harvesting Nonvolatile Processors Considering Power Switching Overhead 922  
*Hehe Li, Yongpan Liu, Chenchen Fu, Chun Jason Xue, Donglai Xiang, Jinshan Yue, Jinyang Li, Daming Zhang, Jingtong Hu, Huazhong Yang*
- 82.2** An FPGA-Based Infrastructure for Fine-Grained DVFS Analysis in High-Performance Embedded Systems 928  
*Paolo Mantovani, Emilio G. Cota, Kevin Tien, Christian Pilato, Giuseppe Di Guglielmo, Ken Shepard, Luca P. Carloni*
- 82.3** MIRROR: Symmetric Timing Analysis for Real-Time Tasks on Multicore Platforms with Shared Resources 934  
*Wen-Hung Huang, Jian-Jia Chen, Jan Reineke*
- 82.4** Real-Time Co-Scheduling of Multiple Dataflow Graphs on Multi-Processor Systems 940  
*Shin-haeng Kang, Duseok Kang, Hoeseok Yang, Soonhoi Ha*
- 82.5** Optimal and Fast Throughput Evaluation of CSDF 946  
*Bruno Bodin, Alix Munier Kordon, Benoît Dupont de Dinechin*
- 82.6** An Expected Hypervolume Improvement Algorithm for Architectural Exploration of Embedded Processors 952  
*Hongwei Wang, Jinglin Shi, Ziyuan Zhu*
- 83.1** Lattice-based Encryption Over Standard Lattices in Hardware 958  
*James Howe, Ciara Moore, Máire O'Neill, Francesco Regazzoni, Tim Guneyusu, Kevin Beeden*
- 83.2** Strategy Without Tactics: Policy-Agnostic Hardware-Enhanced Control-Flow Integrity 964  
*Dean Sullivan, Orlando Arias, Lucas Davi, Per Larsen, Ahmad-Reza Sadeghi, Yier Jin*
- 83.3** Practical Public PUF Enabled by Solving Max-Flow Problem on Chip 970  
*Meng Li, Jin Miao, Kai Zhong, David Z. Pan*
- 83.4** The Cat and Mouse in Split Manufacturing 976  
*Yujie Wang, Pu Chen, Jiang Hu, Jeyavijayan Rajendran*
- 83.5** SECRET: Smartly EnCRypted Energy Efficient Non-Volatile Memories 982  
*Shivam Swami, Joydeep Rakshit, Kartik Mohanram*
- 83.6** Exploiting Design-for-Debug for Flexible SoC Security Architecture 988  
*Abhishek Basak, Swarup Bhunia, Sandip Ray*
- 84.1** Fine-Granularity Tile-Level Parallelism in Non-volatile Memory Architecture with Two-Dimensional Bank Subdivision 994  
*Matthew Poremba, Tao Zhang, Yuan Xie*
- 84.2** MTJ variation monitor-assisted adaptive MRAM write 1000  
*Shaodi Wang, Hochul Lee, Cecile Grezes, Pedram Khalili, Kang Wang, Puneet Gupta*

**2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)  
PROCEEDINGS TABLE OF CONTENTS**

June 5-9, 2016  
Austin Convention Center  
Austin, TX, United States

**84.3** AOS: Adaptive Overwrite Scheme for Energy-Efficient MLC STT-RAM Cache 1006

*Xunchao Chen, Navid Khoshavi, Jian Zhou, Dan Huang, Ronald F. DeMara, Jun Wang, Wujie Wen, Yiran Chen*

**84.4** Two-Step State Transition Minimization for Lifetime and Performance Improvement on MLC STT-RAM 1012

*Huizhang Luo, Jingtong Hu, Liang Shi, Chun Jason Xue, Qingfeng Zhuge*

**84.5** Write-back aware shared last-level cache management for hybrid main memory 1018

*Deshan Zhang, Lei Ju, Mengying Zhao, Xiang Gao, Zhiping Jia*

**84.6** Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-volatile Memories 1024

*Shuangchen Li, Cong Xu, Qiaosha Zou, Jishen Zhao, Yu Lu, Yuan Xie*

**87.3** A Box of Dots: Using Scan-Based Path Delay Test for Timing Verification 1030

*Alfred Crouch, John Potter*