2016 21st IEEE European Test Symposium (ETS 2016)

Amsterdam, Netherlands
23 – 27 May 2016

IEEE Catalog Number: CFP16216-POD
ISBN: 978-1-4673-9660-8

Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16216-POD
ISBN (Print-On-Demand):	978-1-4673-9660-8
ISBN (Online):	978-1-4673-9659-2
ISSN:	1530-1877

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

Securely Connected Vehicles - What it Takes to Make Self-Driving Cars a Reality 1
L. Reger

Compressor Design for Silicon Debug 2
J. Zhang, L. Fritz, L. Liu, E. Larsson

An Optical/Electrical Test System For 100Gb/S Optical Interconnection Devices With High Volume Testing Capability 4
T. Fujibe, K. Shirahata, T. Mizushima, H. Matsumura, D. Watanabe, H. Mineo, S. Masuda

CPE: Codeword Prediction Encoder 6
S. Grandhi, E. Dupraz, C. Spagnol, V. Savin, E. Popovici

Reliability Enhancement of Embedded Memory with Combination of Aging-aware Adaptive In-Field Self-Repair and ECC 8
G. Mayuga, Y. Yamato, T. Yoneda, Y. Sato, M. Inoue

In Situ Measurement of Aging-Induced Performance Degradation in Digital Circuits 10
N. Aryan, C. Funke, J. Bargfrede, C. Yilmaz, D. Schmitt-Landsiedel, G. Georgakos

A Novel Threshold Voltage Defined Switch for Circuit Camouflaging 12
I. Nirmala, D. Vontela, S. Ghosh, A. Iyengar

Study of a Delayed Single-Event Effect in the Muller C-element 14
V. Veeravalli, A. Steininger

A Self-Reconfiguring IEEE 1687 Network for Fault Monitoring 16
F. Zadegan, D. Nikolov, E. Larsson

Addressing Transient Routing Errors in Fault-Tolerant Networks-on-Chips 22
A. Charif, N. Zergainoh, M. Nicolaidis

Formal Verification of Secure Reconfigurable Scan Network Infrastructure 28
M. Kochte, R. Baranowski, M. Sauer, B. Becker, H. Wunderlich

Testing of Small Delay Faults in a Clock Network 34
S. Yang, S. Huang

Analysis of Electrostatic Coupling in Monolithic 3D Integrated Circuits and its Impact on Delay Testing 40
A. Koneru, K. Chakrabarty

A Built-In Method for Measuring the Delay of TSVs in 3D ICs 46
H. Wu, Y. Chen, J. Li

On the Diagnostic Analysis of IEEE 1687 Networks 52
R. Cantoro, M. Montazeri, M. Reorda, F. Zadegan, E. Larsson

On Coverage of Timing Related Faults at Board Level 54
A. Jutman, I. Aleksejev, S. Devadze

A Low-cost Susceptibility Analysis Methodology to Selectivity Harden Logic Circuits 56
I. Wali, B. Deveautour, A. Virazel, A. Bosio, P. Girard, M. Reorda

A 40Gbps Economic Extension Board and FPGA-based Testing Platform 58
T. Chen, D. Keezer

Combining the Histogram Method and the Ultrafast Segmented Model Identification of Linearity Errors Algorithm for ADC Linearity Testing 60
W. Chen, Y. Zhu, X. Liu, X. Li, D. Ou

A Scheduling Method for Hierarchical Testability Based on Test Environment Generation Results 62
J. Nishimaki, T. Hosokawa, H. Fujiwara

The Influence of Hysteresis Voltage on Single Event Transients in a 65nm CMOS High Speed Comparator 64
I. Nawi, B. Halak, M. Zwolinski

Analysis and Design of an On-Chip Retargeting Engine for IEEE 1687 Networks 66
A. Ibrahim, H. Kerkhoff

A Novel Test Generation and Application Flow for Functional Access to IEEE 1687 Instruments 72
M. Portolan

VecTHOR: Low-cost Compression Architecture for IEEE 1149-Compliant TAP Controllers 78
S. Huhn, S. Eggersgluß, R. Drechsler

Is IoT Coming to the Rescue of Semiconductor? 84
C. Wu

Behavior and Test of Open-Gate Defects in FinFET Based Cells 85
F. Mesalles, H. Villacorta, M. Renovell, V. Champac

Test-Station For Flexible Semi-Automatic Wafer-Level Silicon Photonics Testing 91
J. Coster, P. Heyn, M. Pantouvaki, B. Snyder, H. Chen, E. Marinissen, P. Absil, J. Campenhout, B. Bolt

Questioning the Reliability of Monte Carlo Simulation for Machine Learning Test Validation 97
G. Leger, M. Barragan

Linearity Test of High-speed High-performance ADCs using a Self-Testable On-chip Generator 103
A. Gines, E. Peralias, G. Leger, A. Rueda, G. Renaud, M. Barragan, S. Mir

Automotive Embedded Software Architecture in the Multi-Core Age 109
P. Gai, M. Violante

IJTAG Supported 3D DFT Using Chiplet-Footprints for Testing Multi-Chips Active Interposer System 117
J. Durupt, P. Vivet, J. Schloeffel

A Design-for-Test Solution for Monolithic 3D Integrated Circuits 123
R. Wang, K. Chakrabarty

Two-Dimensional Time-Division Multiplexing for 3D-SoCs 129
P. Georgiou, F. Vartziotis, X. Kavousianos, K. Chakrabarty

Cell-Aware Diagnosis: Defective Inmates Exposed in their Cells 135
P. Maxwell, F. Hapke, H. Tang

A Fast Sweep-Line-Based Failure Pattern Extractor for Memory Diagnosis 141
S. Wei, B. Lin, C. Wu

Bit-flip Detection-Driven Selection of Trace Signals 147
A. Vali, N. Nicolici

Cell Aware and Stuck-Open Tests 153
A. Singh

Practices in High-Speed IO Testing: An Embedded Tutorial 159
S. Abdennadher, S. Shaikh

Cross-Layer Resilience 167
S. Mitra

Testing in the Year 2024 – Big Changes are Coming 168
P. Nigh

Measuring Defect Tolerance within Mixed-Signal ICs 169
S. Sunter, A. Valerio, R. Miglierina

Group Delay Filter Measurement Using a Chirp 171
P. Sarson

Component Fault Localization using Switching Current Measurements 173
S. Potluri, A. Trinadh, S. Saraf, K. Veezhinathan

A New EDA Flow for the Mitigation of SEUs in Dynamic Reconfigurable FPGAs 175
B. Du, L. Sterpone, D. Codinachs

Failure Mechanisms and Test Methods for the SRAM TVC Write-Assist Technique 177
J. Kinseher, M. Volker, L. Zordan, I. Polian

Read Path Degradation Analysis in SRAM 179
I. Agbo, M. Taouil, S. Hamdioui, P. Weckx, S. Cosemans, F. Catthoor, W. Dehaene

A Hybrid Algorithm to Conservatively Check the Robustness of Circuits 181
N. Thole, L. Anghel, G. Fey

SAT-Based Post-Processing for Regional Capture Power Reduction in At-Speed Scan Test Generation 183
S. Eggersgluß, K. Miyase, X. Wen

Utilizing Shared Memory Multi-cores to Speed-Up the ATPG Process 189
S. Hadjitheophanous, S. Neophytou, M. Michael

Transistor Stuck-on Fault Detection Tests for Digital CMOS Circuits 195
X. Lin, S. Reddy, J. Rajski

IEEE Std P1838: DfT Standard-under-Development for 2.5D-, 3D-, and 5.5D-SICs 201
E. Marinissen, T. McLaurin, H. Jiao

IoT: Source of Test Challenges 211
E. Marinissen, Y. Zorian, M. Konijnenburg, C. Huang, P. Hsieh, P. Cockburn, J. Delvaux, V. Rozic, B. Yang, D. Singelee, I. Verbauwhede, C. Mayor, R. Rijsinge, C. Reyes

Author Index