2016 IEEE 25th North Atlantic Test Workshop (NATW 2016)

Providence, Rhode Island, USA
9-11 May 2016

IEEE Catalog Number: CFP16NAT-POD
ISBN: 978-1-4673-8950-1

Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP16NAT-POD
ISBN (Print-On-Demand): 978-1-4673-8950-1
ISBN (Online): 978-1-4673-8949-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings.com

2016 IEEE 25th North Atlantic Test Workshop

NATW 2016

Table of Contents

Message from General and Program Chairs vii

Conference Organization viii

Program Committee ix

Steering Committee x

NATW 2016

A 100MS/s 10-bit Split-SAR ADC with Capacitor Mismatch Compensation Using Built-In Calibration 1
Yongsuk Choi, Yong-Bin Kim, and In-Seok Jung

An Area Efficient 4Gb/s Half-Rate 3-Tap DFE with Current-Integrating Summer for Data Correction 6
Chen Zhang, Gyunam Jeon, Yongsuk Choi, Yong-Bin Kim, and Kyung Ki Kim

Case Study of Testing a SoC Design with Mixed EDT Channel Sharing and Channel Broadcasting 12
Xiao Liu, Changkai Yu, Yu Qi, Yu Huang, and James Fu

Failures Guide Probabilistic Search for a Hard-to-Find Test 18
Muralidharan Venkatasubramanian and Vishwani D. Agrawal

Modeling Residual Life of an IC Considering Multiple Aging Mechanisms 24
Md Nazmul Islam and Sandip Kundu

RAPIDO Testing and Modeling of Assisted Write and Read Operations for SRAMs 28
Joseph Nguyen, David Turgis, David Bonciani, Brice Lhomme, Yann Carminati, Olivier Callen, Guillaume Guirleo, Lorenzo Ciampolini, and Gerard Ghibaudo

Automated and Reusable IP Functional Test Rule Development across Multiple IP Instances within and across Asic Designs 34
Malinky Ghosh and Kelly Ockunzzi

A Tuning Technique for Temperature and Process Variation Compensation of Power Amplifiers with Digital Predistortion 38
Hari Chauhan, Vlad Kvartenko, and Marvin Onabajo

Using Existing Reconfigurable Logic in 3D Die Stacks for Test 46
Fanchen Zhang, Yi Sun, Xi Shen, Kundan Nepal, Jennifer Dworak, Theodore Manikas, Ping Gui, R. Iris Bahar, Al Crouch, and John Potter

Enabling Debug in IoT Wireless Development and Deployment with Security Considerations 53
Amirhossein Shahshahani, Andrey Tolstikhin, and Zeljko Zilic

Author Index 59