

2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits 2016)

**Honolulu, Hawaii, USA
15 – 17 June 2016**



**IEEE Catalog Number: CFP16VLS-POD
ISBN: 978-1-5090-0636-6**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16VLS-POD
ISBN (Print-On-Demand):	978-1-5090-0636-6
ISBN (Online):	978-1-5090-0635-9
ISSN:	2158-5601

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

1.1 ENABLING PROGRESS IN MACHINE LEARNING (INVITED)	1
<i>O. Temam</i>	
1.2 ACCELERATING THE SENSING WORLD THROUGH IMAGING EVOLUTION (INVITED)	4
<i>T. Nomoto, Y. Oike , H. Wakabayashi</i>	
2.1 A 16NM DUAL-PORT SRAM WITH PARTIAL SUPPRESSED WORD-LINE, DUMMY READ RECOVERY AND NEGATIVE BIT-LINE CIRCUITRIES FOR LOW VMIN APPLICATIONS	8
<i>Y.-H. Chen, K.-C. Lin, C.-W. Wu, W.-M. Chan, J.-J. Liaw, H.-J. Liao , J. Chang</i>	
2.2 A 6.05-MB/MM² 16-NM FINFET DOUBLE PUMPING 1W1R 2-PORT SRAM WITH 313 PS READ ACCESS TIME	10
<i>M. Yabuuchi, Y. Sawada, T. Sano, Y. Ishii, S. Tanaka, M. Tanaka , K. Nii</i>	
2.3 A 2X LOGIC DENSITY PROGRAMMABLE LOGIC ARRAY USING ATOM SWITCH FULLY IMPLEMENTED WITH LOGIC TRANSISTORS AT 40NM-NODE AND BEYOND	12
<i>Y. Tsuji, X. Bai, A. Morioka, M. Miyamura, R. Nebashi, T. Sakamoto, M. Tada, N. Banno, K. Okamoto, N. Iguchi, H. Hada , T. Sugibayashi</i>	
2.4 80KB 10NS READ CYCLE LOGIC EMBEDDED HIGH-K CHARGE TRAP MULTI-TIME-PROGRAMMABLE MEMORY SCALABLE TO 14NM FIN WITH NO ADDED PROCESS COMPLEXITY	14
<i>J. Viraraghavan, D. Leu, B. Jayaraman, A. Cestero, R. Kilker, M. Yin, J. Goltz, R. R. Tummuru, R. Raghavan, D. Moy, T. Kempanna, F. Khan, T. Kirihata , S. Iyer</i>	
3.1 A 97.99 DB SNDR, 2 KHZ BW, 37.1 μW NOISE-SHAPING SAR ADC WITH DYNAMIC ELEMENT MATCHING AND MODULATION DITHER EFFECT	16
<i>K. Obata, K. Matsukawa, T. Miki, Y. Tsukamoto , K. Sushihara</i>	
3.2 A 35μW 96.8DB SNDR 1 KHZ BW MULTI-STEP INCREMENTAL ADC USING MULTI-SLOPE COUNTING WITH A SINGLE INTEGRATOR	18
<i>Y. Zhang, C.-H. Chen, T. He , G. C. Temes</i>	
3.3 A 18.5-FJ/STEP VCO-BASED 0-1 MASH DELTASIGMA ADC WITH DIGITAL BACKGROUND CALIBRATION	20
<i>A. Sanyal , N. Sun</i>	
3.4 A 13.3 MW 60 MHZ BANDWIDTH, 76 DB DR 6 GS/S CTDELTA SIGMA WITH TIME INTERLEAVED FIR FEEDBACK	22
<i>A. Jain , S. Pavan</i>	
4.1 A 128-CHANNEL SPIKE SORTING PROCESSOR FEATURING 0.175 μW AND 0.0033 MM² PER CHANNEL IN 65-NM CMOS	24
<i>S. M. A. Zeinolabedin, A. T. Do, D. Jeon, D. Sylvester , T. T.-H. Kim</i>	
4.2 1.74-μW/CH, 95.3%-ACCURATE SPIKE-SORTING HARDWARE BASED ON BAYESIAN DECISION	26
<i>Z. Jiang, J. P. Cerqueira, S. Kim, Q. Wang , M. Seok</i>	
4.3 A HIGH-DENSITY CMOS MULTI-MODALITY JOINT SENSOR/STIMULATOR ARRAY WITH 1024 PIXELS FOR HOLISTIC REAL-TIME CELLULAR CHARACTERIZATION	28
<i>J. S. Park, T. Chi, A. Su, C. Zhu, J. H. Sung, H. C. Cho, M. Styczynski , H. Wang</i>	
4.4 A FRONT-END ASIC WITH RECEIVE SUB-ARRAY BEAMFORMING INTEGRATED WITH A 32 \times 32 PZT MATRIX TRANSDUCER FOR 3-D TRANSESOPHAGEAL ECHOCARDIOGRAPHY	30
<i>C. Chen, Z. Chen, D. Bera, S. B. Raghunathan, M. Shabanmotlagh, E. Noothout, Z. Y. Chang, J. Ponte, C. Prins, H. J. Vos, J. G. Bosch, M. D. Verweij, N. de Jong , M. A. P. Pertijs</i>	
5.1 A FULLY-ADAPTIVE WIDEBAND 0.5-32.75GB/S FPGA TRANSCEIVER IN 16NM FINFET CMOS TECHNOLOGY	32
<i>P. Upadhyaya, A. Bekele, D. T. Melek, H. Zhao, J. Im, J. Cho, K. H. Tan, S. McLeod, S. Chen, W. Zhang, Y. Frans , K. Chang</i>	
5.2 A 28.3 GB/S 7.3 PJ/BIT 35 DB BACKPLANE TRANSCEIVER WITH EYE SAMPLING PHASE ADAPTATION IN 28 NM CMOS	34
<i>H. Miyaoka, F. Terasawa, M. Kudo, H. Kano, A. Matsuda, N. Shirai, S. Kawai, T. Shibasaki, T. Danjo, Y. Ogata, Y. Sakai, H. Yamaguchi, T. Mori, Y. Koyanagi, H. Tamura, Y. Ide, K. Terashima, H. Higashi, T. Higuchi , N. Naka</i>	
5.3 A 32 GB/S RX ONLY EQUALIZATION TRANSCEIVER WITH 1-TAP SPECULATIVE FIR AND 2-TAP DIRECT IIR DFE	36
<i>S. Hwang, S. Moon, J. Song , C. Kim</i>	

5.4 A 56GB/S PAM4 WIRELINE TRANSCEIVER USING A 32-WAY TIME-INTERLEAVED SAR ADC IN 16NM FINFET	38
<i>Y. Frans, M. Elzeftawi, H. Hedayati, J. Im, V. Kireev, T. Pham, J. Shin, P. Upadhyaya, L. Zhou, S. Asuncion, C. Borrelli, G. Zhang, H. Zhang, K. Chang</i>	
6.1 A 50MHZ 5V 3W 90% EFFICIENCY 3-LEVEL BUCK CONVERTER WITH REAL-TIME CALIBRATION AND WIDE OUTPUT RANGE FOR FAST-DVS IN 65NM CMOS	40
<i>X. Liu, C. Huang, P. K. T. Mok</i>	
6.2 95% LIGHT-LOAD EFFICIENCY SINGLE-INDUCTOR DUAL-OUTPUT DC-DC BUCK CONVERTER WITH SYNTHESIZED WAVEFORM CONTROL TECHNIQUE FOR USB TYPE-C	42
<i>W.-H. Yang, C.-H. Lin, K.-H. Chen, C.-L. Wey, Y.-H. Lin, J.-R. Lin, T.-Y. Tsai, J.-L. Chen</i>	
6.3 A RECONFIGURABLE SIMO SYSTEM WITH 10-OUTPUT DUAL-BUS DC-DC CONVERTER USING THE LOAD BALANCING FUNCTION IN GROUP ALLOCATOR FOR DIVERSIFIED LOAD CONDITION	44
<i>S.-U. Shin, M.-Y. Jung, K.-D. Kim, S.-H. Park, Y. Huh, C. Shin, S.-H. Park, J.-S. Bang, J.-B. Baek, S.-W. Choi, Y.-M. Ju, G.-H. Cho</i>	
6.4 A MICROCONTROLLER WITH 96% POWER-CONVERSION EFFICIENCY USING STACKED VOLTAGE DOMAINS	46
<i>K. Blutman, A. Kapoor, A. Majumdar, J. G. Martinez, J. Echeverri, L. Sevat, A. van der Wel, H. Fatemi, J. Pineda de Gyvez, K. Makinwa</i>	
6.5 A FAST, FLEXIBLE, POSITIVE AND NEGATIVE ADAPTIVE BODY-BIAS GENERATOR IN 28NM FDSOI	48
<i>M. Blagojevic, M. Cochet, B. Keller, P. Flatresse, A. Vladimirescu, B. Nikolic</i>	
7.1 A BLUETOOTH LOW-ENERGY (BLE) TRANSCEIVER WITH TX/RX SWITCHABLE ON-CHIP MATCHING NETWORK, 2.75MW HIGH-IF DISCRETE-TIME RECEIVER, AND 3.6MW ALL-DIGITAL TRANSMITTER	50
<i>F.-W. Kuo, S. B. Ferreira, M. Babaie, R. Chen, L.-C. Cho, C.-P. Jou, F.-L. Hsueh, G. Huang, I. Madadi, M. Tohidian, R. B. Staszewski</i>	
7.2 A 380PW DUAL MODE OPTICAL WAKE-UP RECEIVER WITH AMBIENT NOISE CANCELLATION	52
<i>W. Lim, T. Jang, I. Lee, H.-S. Kim, D. Sylvester, D. Blaauw</i>	
7.3 SLEPTALKER: A 28NM FDSOI ULV 802.15.4A IR-UWB TRANSMITTER SOC ACHIEVING 14PJ/BIT AT 27MB/S WITH ADAPTIVE-FBB-BASED CHANNEL SELECTION AND PROGRAMMABLE PULSE SHAPE	54
<i>G. de Streel, F. Stas, T. Gurné, F. Durant, C. Frenkel, D. Bol</i>	
7.4 A 2.4GHZ TERNARY SEQUENCE SPREAD SPECTRUM OOK TRANSCEIVER WITH HARMONIC SPUR SUPPRESSION AND DUAL-MODE DETECTION ARCHITECTURE FOR ULP WEARABLE DEVICES	56
<i>S. J. Kim, C. S. Park, Y. Kim, S.-J. Yun, Y.-J. Hong, S.-G. Lee</i>	
7.5 AN 18 μW SPUR CANCELED CLOCK GENERATOR FOR RECOVERING RECEIVER SENSITIVITY IN WIRELESS SOCS	58
<i>Y. Ogasawara, H. Sakurai, R. Fujimoto, K. Sami</i>	
8.1 AN ENERGY HARVESTING WIRELESS SENSOR NODE FOR IOT SYSTEMS FEATURING A NEAR-THRESHOLD VOLTAGE IA-32 MICROCONTROLLER IN 14NM TRI-GATE CMOS	60
<i>S. Paul, V. Honkote, R. Kim, T. Majumder, P. Aseron, V. Grossnickle, R. Sankman, D. Mallik, S. Jain, S. Vangal, J. Tschanz, V. De</i>	
8.2 LENSLESS SMART SENSORS: OPTICAL AND THERMAL SENSING FOR THE INTERNET OF THINGS (INVITED)	62
<i>P. Gill, T. Vogelsang</i>	
8.3 FEATURES OF RETINAL PROSTHESIS USING SUPRACHOROIDAL TRANSRETINAL STIMULATION FROM AN ELECTRICAL CIRCUIT PERSPECTIVE (INVITED)	64
<i>Y. Terasawa, K. Shodo, K. Osawa, J. Ohta</i>	
8.4 MULTI-MODAL SMART BIO-SENSING SOC PLATFORM WITH >80DB SNR 35μA PPG RX CHAIN	66
<i>A. Sharma, S. B. Lee, A. Polley, S. Narayanan, W. Li, T. Sculley, S. Ramaswamy</i>	
8.5 AN FPGA-ACCELERATED PARTIAL IMAGE MATCHING ENGINE FOR MASSIVE MEDIA DATA SEARCHING SYSTEMS (INVITED)	68
<i>T. Shimizu, Y. Tomita, H. Matsumura, M. Sugimura, H. Yamasaki, D. Thach, T. Miyoshi, T. Baba, Y. Watanabe, A. Ike</i>	
9.1 A 66PW DISCONTINUOUS SWITCH-CAPACITOR ENERGY HARVESTER FOR SELF-SUSTAINING SENSOR APPLICATIONS	70
<i>X. Wu, Y. Shi, S. Jeloka, K. Yang, I. Lee, D. Sylvester, D. Blaauw</i>	

9.2 WIRELESS POWER TRANSFER SYSTEM WITH ENHANCED RESPONSE AND EFFICIENCY BY FULLY-INTEGRATED FAST-TRACKING WIRELESS CONSTANT-IDLE-TIME CONTROL FOR IMPLANTS	72
<i>C. Huang, T. Kawajiri, H. Ishikuro</i>	
9.3 A FULLY INTEGRATED 144 MHZ WIRELESS-POWER-RECEIVER-ON-CHIP WITH AN ADAPTIVE BUCK-BOOST REGULATING RECTIFIER AND LOW-LOSS H-TREE SIGNAL DISTRIBUTION	74
<i>C. Kim, J. Park, A. Akinin, S. Ha, R. Kubendran, H. Wang, P. P. Mercier, G. Cauwenberghs</i>	
9.4 A $\pm 36\text{A}$ INTEGRATED CURRENT-SENSING SYSTEM WITH 0.3% GAIN ERROR AND $400\mu\text{A}$ OFFSET FROM -55 C TO $+85\text{ C}$	76
<i>S. H. Shalmany, D. Draxelmayr, K. Makinwa</i>	
9.5 A 114-PW PMOS-ONLY, TRIM-FREE VOLTAGE REFERENCE WITH 0.26% WITHIN-WAFER INACCURACY FOR NW SYSTEMS	78
<i>Q. Dong, K. Yang, D. Blaauw, D. Sylvester</i>	
10.1 MOTOR CONTROL USED TO BE BORING (INVITED)	80
<i>A. Tessarolo</i>	
10.2 A FULLY INTEGRATED GAN-BASED POWER IC INCLUDING GATE DRIVERS FOR HIGH-EFFICIENCY DC-DC CONVERTERS (INVITED)	82
<i>S. Ujita, Y. Kinoshita, H. Umeda, T. Morita, K. Kaibara, S. Tamura, M. Ishida, T. Ueda</i>	
10.3 A TRANSFORMER-BASED DIGITAL ISOLATOR WITH 20KVPK SURGE CAPABILITY AND $> 200\text{KV}=\mu\text{S}$ COMMON MODE TRANSIENT IMMUNITY	84
<i>R. Yun, J. Sun, E. Gaalaas, B. Chen</i>	
10.4 INNOVATIVE SYSTEM ON CHIP PLATFORM FOR SMART GRIDS AND INTERNET OF ENERGY APPLICATIONS (INVITED)	86
<i>A. Moscatelli</i>	
11.1 A 65NM CMOS TRANSCIEVER WITH INTEGRATED ACTIVE CANCELLATION SUPPORTING FDD FROM 1GHZ TO 1.8GHZ AT $+12.6\text{DBM}$ TX POWER LEAKAGE	88
<i>S. Ramakrishnan, L. Calderin, A. Puglielli, E. Alon, A. Niknejad, B. Nikolic</i>	
11.2 DIGITAL PLL FOR PHASE NOISE CANCELLATION IN RING OSCILLATOR-BASED I/Q RECEIVERS	90
<i>Z.-Z. Chen, Y. Li, Y.-C. Kuan, B. Hu, C.-H. Wong, M.-C. F. Chang</i>	
11.3 A CHOPPING SWITCHED-CAPACITOR RF RECEIVER WITH INTEGRATED BLOCKER DETECTION, $+31\text{DBM}$ OB-IIP3, AND $+15\text{DBM}$ OB-B1DB	92
<i>Y. Xu, P. R. Kinget</i>	
11.4 A 180 MW MULTISTANDARD TV TUNER IN 28 NM CMOS	94
<i>J. Xiao, W. Gao, X. Xu, D. Chang, J. Cao, R. Sun, V. Periasamy, N.-Y. Wang, X. Chen, G. Unruh, T. Hayashi, T.-H. Chih, L. Krishnan, K.-K. Huang, S. Dommaraju, G. Wei, B. Shen, A. Venes, D. Koh, J. Y. C. Chang</i>	
12.1 FULL CHIP INTEGRATION OF 3-D CROSS-POINT RERAM WITH LEAKAGE-COMPENSATING WRITE DRIVER AND DISTURBANCE-AWARE SENSE AMPLIFIER	96
<i>S. Lee, J. Song, C. Seong, J. Woo, J.-M. Choi, S.-C. Kwon, H.-J. Kim, H.-S. Kang, S. G. Kim, H. G. Jung, K.-W. Kwon, H. Hwang</i>	
12.2 EMBEDDED MEMORY AND ARM CORTEX-M0 CORE USING 60-NM C-AXIS ALIGNED CRYSTALLINE INDIUM-GALLIUM-ZINC OXIDE FET INTEGRATED WITH 65-NM SI CMOS	98
<i>T. Onuki, W. Uesugi, H. Tamura, A. Isobe, Y. Ando, S. Okamoto, K. Kato, T. R. Yew, C. B. Lin, J. Y. Wu, C. C. Shuai, S. H. Wu, J. Myers, K. Doppler, M. Fujita, S. Yamazaki</i>	
12.3 VERSATILE TLC NAND FLASH MEMORY CONTROL TO REDUCE READ DISTURB ERRORS BY 85% AND EXTEND READ CYCLES BY 6.7-TIMES OF READ-HOT AND COLD DATA FOR CLOUD DATA CENTERS	100
<i>A. Kobayashi, T. Tokutomi, K. Takeuchi</i>	
12.4 A $0.9\mu\text{M}^2$ 1T1R BIT CELL IN 14NM SOC PROCESS FOR METAL-FUSE OTP ARRAY WITH HIERARCHICAL BITLINE, BIT LEVEL REDUNDANCY, AND POWER GATING	102
<i>Z. Chen, S. H. Kulkarni, V. E. Dorgan, U. Bhattacharya, K. Zhang</i>	
13.1 A 0.6MW 31MHZ 4TH-ORDER LOW-PASS FILTER WITH $+29\text{DBM}$ IIP3 USING SELF-COUPLED SOURCE FOLLOWER BASED BIQUADS IN $0.18\mu\text{M}$ CMOS	104
<i>Y. Xu, S. Leuenberger, P. K. Venkatachala, U.-K. Moon</i>	
13.2 3.5MW 1MHZ AM DETECTOR AND DIGITALLY-CONTROLLED TUNER IN A-IGZO TFT FOR WIRELESS COMMUNICATIONS IN A FULLY INTEGRATED FLEXIBLE SYSTEM FOR AUDIO BAG	106
<i>T. Meister, K. Ishida, C. Carta, R. Shabanpour, B. K. Boroujeni, N. Mützenrieder, L. Petti, G. A. Salvatore, G. Schmidt, P. Ghesquiere, S. Kiefl, G. D. Toma, T. Faetti, A. C. Hübler, G. Tröster, F. Ellinger</i>	
13.3 A 16-CHANNEL NOISE-SHAPING MACHINE LEARNING ANALOG-DIGITAL INTERFACE	108
<i>F. N. Buhler, A. E. Mendrela, Y. Lim, J. A. Fredenburg, M. P. Flynn</i>	

13.4 A FIELD-PROGRAMMABLE MIXED-SIGNAL IC WITH TIME-DOMAIN CONFIGURABLE ANALOG BLOCKS	110
<i>Y. Choi, Y. Lee, S.-H. Baek, S.-J. Lee, J. Kim</i>	
14.1 A 5.8 PJ/OP 115 BILLION OPS/SEC, TO 1.78 TRILLION OPS/SEC 32NM 1000-PROCESSOR ARRAY	112
<i>B. Bohnenstiehl, A. Stillmaker, J. Pimentel, T. Andreas, B. Liu, A. Tran, E. Adeagbo, B. Baas</i>	
14.2 28NM FDSOI TECHNOLOGY SUB-0.6V SRAM VMIN ASSESSMENT FOR ULTRA LOW VOLTAGE APPLICATIONS	114
<i>R. Ranica, N. Planes, V. Huard, O. Weber, D. Noblet, D. Croain, F. Giner, S. Naudet, P. Mergault, S. Ibars, A. Villaret, M. Parra, S. Haendler, M. Quoirin, F. Cacho, C. Julien, F. Terrier, L. Ciampolini, D. Turgis, C. Lecocq, F. Arnaud</i>	
14.3 A 400MV ACTIVE VMIN, 200MV RETENTION VMIN, 2.8 GHZ 64KB SRAM WITH A 0.09 UM² 6T BITCELL IN A 16NM FINFET CMOS PROCESS	116
<i>A. Bhavnagarwala, I. Iqbal, A. Nguyen, D. Ondricek, V. Chandra, R. Aitken</i>	
14.4 A 350MV-900MV 2.1GHZ 0.011MM² REGULAR EXPRESSION MATCHING ACCELERATOR WITH AGING-TOLERANT LOW-VMIN CIRCUITS IN 14NM TRI-GATE CMOS	118
<i>A. Agarwal, S. Hsu, M. Anders, S. Mathew, G. Chen, H. Kaul, S. Satpathy, R. Krishnamurthy</i>	
14.5 UNIFIED TECHNOLOGY OPTIMIZATION PLATFORM USING INTEGRATED ANALYSIS (UTOPIA) FOR HOLISTIC TECHNOLOGY, DESIGN AND SYSTEM CO-OPTIMIZATION AT <= 7NM NODES	120
<i>S. C. Song, J. Xu, D. Yang, K. Rim, P. Feng, J. Bao, J. Zhu, J. Wang, G. Nallapati, M. Badaroglu, P. Narayanasetti, B. Bucki, J. Fischer, G. Yeap</i>	
15.1 A 12-BIT 1.6 GS/S INTERLEAVED SAR ADC WITH DUAL REFERENCE SHIFTING AND INTERPOLATION ACHIEVING 17.8 FJ/CONV-STEP IN 65NM CMOS	122
<i>J.-W. Nam, M. Hassanpourghadi, A. Zhang, M. S.-W. Chen</i>	
15.2 A 14.6MW 12B 800MS/S 4×TIME-INTERLEAVED PIPELINED SAR ADC ACHIEVING 60.8DB SNDR WITH NYQUIST INPUT AND SAMPLING TIMING SKEW OF 60FSRMS WITHOUT CALIBRATION	124
<i>Y.-C. Lien</i>	
15.3 AN OSCILLATOR COLLAPSE-BASED COMPARATOR WITH APPLICATION IN A 74.1DB SNDR, 20KS/S 15B SAR ADC	126
<i>M. Shim, S. Jeong, P. Myers, S. Bang, C. Kim, D. Sylvester, D. Blaauw, W. Jung</i>	
15.4 A 0.44FJ/CONVERSION-STEP 11B 600KS/S SAR ADC WITH SEMI-RESTING DAC	128
<i>S.-E. Hsieh, C.-C. Hsieh</i>	
16.1 A 35 MW 10 GB/S ADC-DSP LESS DIRECT DIGITAL SEQUENCE DETECTOR AND EQUALIZER IN 65NM CMOS	130
<i>A. K. M. D. Hossain, Aurangozeb, M. Mohammad, M. Hossain</i>	
16.2 A 125 MW 8.5-11.5 GB/S SERIAL LINK TRANSCIEVER WITH A DUAL PATH 6-BIT ADC/5-TAP DFE RECEIVER AND A 4-TAP FFE TRANSMITTER IN 28 NM CMOS	132
<i>B. Raghavan, A. Varzaghani, L. Rao, H. Park, X. Yang, Z. Huang, Y. Chen, R. Kattamuri, C. Wu, B. Zhang, J. Cao, A. Momtaz, N. Kocaman</i>	
16.3 A 0.003 MM² 5.2 MW/TAP 20 GBD INDUCTOR-LESS 5-TAP ANALOG RX-FFE	134
<i>R. Boesch, K. Zheng, B. Murmann</i>	
16.4 A 16GB/S 14.7MW TRI-BAND COGNITIVE SERIAL LINK TRANSMITTER WITH FORWARDED CLOCK TO ENABLE PAM-16 / 256-QAM AND CHANNEL RESPONSE DETECTION IN 28 NM CMOS	136
<i>Y. Du, W.-H. Cho, Y. Li, C.-H. Wong, J. Du, P.-T. Huang, Y. Kim, Z.-Z. Chen, S. J. Lee, M.-C. F. Chang</i>	
16.5 A LOW-EMI FOUR-BIT FOUR-WIRE SINGLE-ENDED DRAM INTERFACE BY USING A THREE-LEVEL BALANCED CODING SCHEME	138
<i>I.-M. Yi, S.-J. Bae, M.-K. Chae, S.-M. Lee, Y.-J. Jang, Y.-C. Cho, Y.-S. Sohn, J.-H. Choi, S.-J. Jang, B. Kim, J.-Y. Sim, H.-J. Park</i>	
17.1 A 0.3-2.6 TOPS/W PRECISION-SCALABLE PROCESSOR FOR REAL-TIME LARGE-SCALE CONVNETS	140
<i>B. Moons, M. Verhelst</i>	
17.2 A 1.40MM² 141MW 898GOPS SPARSE NEUROMORPHIC PROCESSOR IN 40NM CMOS	142
<i>P. Knag, C. Liu, Z. Zhang</i>	
17.3 A 190GFLOPS/W DSP FOR ENERGY-EFFICIENT SPARSE-BLAS IN EMBEDDED IOT	144
<i>R. Dorrance, D. Markovic</i>	
17.4 A 58.6MW REAL-TIME PROGRAMMABLE OBJECT DETECTOR WITH MULTI-SCALE MULTI-OBJECT SUPPORT USING DEFORMABLE PARTS MODEL ON 1920X1080 VIDEO AT 30FPS	146
<i>A. Suleiman, Z. Zhang, V. Sze</i>	

17.5 ADAPTIVE CLOCKING WITH DYNAMIC POWER GATING FOR MITIGATING ENERGY EFFICIENCY & PERFORMANCE IMPACTS OF FAST VOLTAGE DROOP IN A 22NM GRAPHICS EXECUTION CORE.....	148
<i>M. Cho, C. Tokunaga, S. Kim, J. Tschanz, M. Khellah , V. De</i>	
18.1 A 0.23 μG BIAS INSTABILITY AND 1.6 μG/HZ^{1/2} RESOLUTION SILICON OSCILLATING ACCELEROMETER WITH BUILT-IN Σ-Δ FREQUENCY-TO-DIGITAL CONVERTER.....	150
<i>J. Zhao, X. Wang, Y. Zhao, G. M. Xia, A. P. Qiu, Y. Su , Y. P. Xu</i>	
18.2 A BJT-BASED TEMPERATURE-TO-DIGITAL CONVERTER WITH \pm60MK (3σ) INACCURACY FROM -70 C TO 125 C IN 160NM CMOS	152
<i>B. Yousefzadeh, S. H. Shalmany , K. Makinwa</i>	
18.3 A 28NM CMOS ULTRA-COMPACT THERMAL SENSOR IN CURRENT-MODE TECHNIQUE.....	154
<i>M. Eberlein , I. Yahav</i>	
18.4 A 35FJ/STEP DIFFERENTIAL SUCCESSIVE APPROXIMATION CAPACITIVE SENSOR READOUT CIRCUIT WITH QUASI-DYNAMIC OPERATION.....	156
<i>H. Omran, A. Alhoshany, H. Alahmadi , K. N. Salama</i>	
18.5 A 9.84-73.2 NJ, 0.048 MM² TIME-DOMAIN IMPEDANCE SENSOR THAT PROVIDES VALUES OF RESISTANCE AND CAPACITANCE	158
<i>Y. Hong, Y. Wang, W. L. Goh, Y. Gao , L. Yao</i>	
19.1 A 23MW 24GS/S 6B TIME-INTERLEAVED HYBRID TWO-STEP ADC IN 28NM CMOS.....	160
<i>B. Xu, Y. Zhou , Y. Chiu</i>	
19.2 A 8.2-MW 10-B 1.6-GS/S 4\times TI SAR ADC WITH FAST REFERENCE CHARGE NEUTRALIZATION AND BACKGROUND TIMING-SKEW CALIBRATION IN 16-NM CMOS	162
<i>Y.-Z. Lin, C.-H. Tsai, S.-C. Tsou , C.-H. Lu</i>	
19.3 A 14-BIT 2.5GS/S AND 5GS/S RF SAMPLING ADC WITH BACKGROUND CALIBRATION AND DITHER.....	164
<i>A. M. A. Ali, H. Dinc, P. Bhoraskar, S. Puckett, A. Morgan, N. Zhu, Q. Yu, C. Dillon, B. Gray, J. Lanford, M. McShea, U. Mehta, S. Bardsley, P. Derounian, R. Bunch, R. Moore , G. Taylor</i>	
19.4 14-BIT 8:9GS/S RF DAC IN 40NM CMOS ACHIEVING >71DBC LTE ACPR AT 2:9GHZ	166
<i>V. Ravinuthula, W. Bright, M. Weaver, K. Maclean, S. Kaylor, S. Balasubramanian, J. Coulon, R. Keller, B. Nguyen , E. Dwobeng</i>	
20.1 A 7-TO-18.3GHZ COMPACT TRANSFORMER BASED VCO IN 16NM FINFET.....	168
<i>M. Raj, P. Upadhyaya, Y. Frans , K. Chang</i>	
20.2 -197DBC/HZ FOM 4.3-GHZ VCO USING AN ADDRESSABLE ARRAY OF MINIMUM-SIZED NMOS CROSS-COUPLED TRANSISTOR PAIRS IN 65-NM CMOS.....	170
<i>A. Jha, A. Ahmadi, S. Kshatry, T. Cao, K. Liao, G. Yeap, Y. Makris , K. K. O</i>	
20.3 A 10GB/S, 342FJ/BIT MICRO-RING MODULATOR TRANSMITTER WITH SWITCHED-CAPACITOR PRE-EMPHASIS AND MONOLITHIC TEMPERATURE SENSOR IN 65NM CMOS	172
<i>S. Saeedi , A. Emami</i>	
20.4 A 50.6-GB/S 7.8-MW/GB/S -7.4-DBM SENSITIVITY OPTICAL RECEIVER BASED ON 0.18-μM SIGE BICMOS TECHNOLOGY.....	174
<i>T. Takemoto, Y. Matsuoka, H. Yamashita, Y. Lee, K. Akita, H. Arimoto, M. Kokubo , T. Ido</i>	
21.1 AN 8.3M-PIXEL 480FPS GLOBAL-SHUTTER CMOS IMAGE SENSOR WITH GAIN-ADAPTIVE COLUMN ADCS AND 2-ON-1 STACKED DEVICE STRUCTURE.....	176
<i>Y. Oike, K. Akiyama, L. D. Hung, W. Niitsuma, A. Kato, M. Sato, Y. Kato, W. Nakamura, H. Shiroshita, Y. Sakano, Y. Kitano, T. Nakamura, T. Toyama, H. Iwamoto , T. Ezaki</i>	
21.2 A DEAD-TIME FREE GLOBAL SHUTTER CMOS IMAGE SENSOR WITH IN-PIXEL LOFIC AND ADC USING PIXEL-WISE CONNECTIONS.....	178
<i>H. Sugo, S. Wakashima, R. Kuroda, Y. Yamashita, H. Sumi, T.-J. Wang, P.-S. Chou, M.-C. Hsu , S. Sugawa</i>	
21.3 A 220PJ/PIXEL/FRAME CMOS IMAGE SENSOR WITH PARTIAL SETTling READOUT ARCHITECTURE.....	180
<i>S. Ji, J. Pu, B. C. Lim , M. Horowitz</i>	
21.4 A 260μW INFRARED GESTURE RECOGNITION SYSTEM-ON-CHIP FOR SMART DEVICES	182
<i>S. Oh, N. L. Ba, S. Bang, J. Jeong, D. Blaauw, T. T. Kim , D. Sylvester</i>	
22.1 AN INDUCTOR-LESS FRACTIONAL-N INJECTION-LOCKED PLL WITH A SPUR-AND-PHASE-NOISE FILTERING TECHNIQUE.....	184
<i>A. Li, Y. Chao, X. Chen, L. Wu , H. Luong</i>	
22.2 AN 8.865-GHZ -244DB-FOM HIGH-FREQUENCY PIEZOELECTRIC RESONATOR-BASED CASCADED FRACTIONAL-N PLL WITH SUB-PPB-ORDER CHANNEL ADJUSTING TECHNIQUE.....	186
<i>S. Ikeda, H. Ito, A. Kasamatsu, Y. Ishikawa, T. Obara, N. Noguchi, K. Kamisuki, Y. Jiyang, S. Hara, D. Ruibing, S. Doshu, N. Ishihara , K. Masu</i>	

22.3 A 2.4-GHZ 6.4-MW FRACTIONAL-N INDUCTORLESS RF SYNTHESIZER	188
<i>L. Kong , B. Razavi</i>	
22.4 A PVT-ROBUST -59-DBC REFERENCE SPUR AND 450-FS_{RMS} JITTER INJECTION-LOCKED CLOCK MULTIPLIER USING A VOLTAGE-DOMAIN PERIOD-CALIBRATING LOOP	190
<i>Y. Lee, H. Yoon, M. Kim , J. Choi</i>	
22.5 A 0.034MM², 725FS RMS JITTER, 1.8%/V FREQUENCY-PUSHING, 10.8-19.3GHZ TRANSFORMER-BASED FRACTIONAL-N ALL-DIGITAL PLL IN 10NM FINFET CMOS	192
<i>C.-C. Li, T.-H. Tsai, M.-S. Yuan, C.-C. Liao, C.-H. Chang, T.-C. Huang, H.-Y. Liao, C.-T. Lu, H.-Y. Kuo, K. Hsieh, M. Chen, A. Ximenes , R. B. Staszewski</i>	
23.1 250MV-950MV 1.1TBPS/W DOUBLE-AFFINE MAPPED SBOX BASED COMPOSITE-FIELD SMS4 ENCRYPT/DECRYPT ACCELERATOR IN 14NM TRI-GATE CMOS	194
<i>S. Satpathy, S. Mathew, V. Suresh, M. Anders, H. Kaul, A. Agarwal, S. Hsu, G. Chen , R. Krishnamurthy</i>	
23.2 A COMPACT 446 GBPS/W AES ACCELERATOR FOR MOBILE SOC AND IOT IN 40NM	196
<i>Y. Zhang, K. Yang, M. Saligane, D. Blaauw , D. Sylvester</i>	
23.3 A 4FJ/BIT DELAY-HARDENED PHYSICALLY UNCLONABLE FUNCTION CIRCUIT WITH SELECTIVE BIT DESTABILIZATION IN 14NM TRI-GATE CMOS	198
<i>S. Mathew, S. Satpathy, V. Suresh, M. Anders, H. Kaul, A. Agarwal, S. Hsu, G. Chen, R. Krishnamurthy , V. De</i>	
23.4 A 0.58MM² 2.76GB/S 79.8PJ/B 256-QAM MASSIVE MIMO MESSAGE-PASSING DETECTOR	200
<i>W. Tang, C.-H. Chen , Z. Zhang</i>	
23.5 A MACHINE-LEARNING CLASSIFIER IMPLEMENTED IN A STANDARD 6T SRAM ARRAY	202
<i>J. Zhang, Z. Wang , N. Verma</i>	
24.1 A 16-CHANNEL 1.1MM² IMPLANTABLE SEIZURE CONTROL SOC WITH SUB-μW/CHANNEL CONSUMPTION AND CLOSED-LOOP STIMULATION IN 0.18μM CMOS	204
<i>M. Shoaran, M. Shahshahani, M. Farivar, J. Almajano, A. Shahshahani, A. Schmid, A. Bragin, Y. Leblebici , A. Emami</i>	
24.2 A MICROELECTRODE ARRAY WITH 8,640 ELECTRODES ENABLING SIMULTANEOUS FULL-FRAME READOUT AT 6.5 KFPS AND 112-CHANNEL SWITCH-MATRIX READOUT AT 20 KS/S	206
<i>X. Yuan, S. Kim, J. Juyon, M. D'Urbino, T. Bullmann, Y. Chen, A. Stettler, A. Hierlemann , U. Frey</i>	
24.3 A WEARABLE EAR-EEG RECORDING SYSTEM BASED ON DRY-CONTACT ACTIVE ELECTRODES	208
<i>X. Zhou, Q. Li, S. Kilsgaard, F. Moradi, S. L. Kappel , P. Kidmose</i>	
24.4 2.048 MB/S FULL-DUPLEX FREE-SPACE OPTICAL TRANSCEIVER IC FOR A REAL-TIME IN VIVO NEUROFEEDBACK MOUSE EXPERIMENT UNDER SOCIAL INTERACTION	210
<i>G. Hwang, J.-K. Choi, J. Yang, S. Lim, J.-M. Kim, M.-G. Choi, D.-S. Kim, K. Gwak, J. Jeon, H. S. Shin, I.-H. Choi, S. Park , H.-M. Bae</i>	
24.5 A 450MV TIMING-MARGIN-FREE WAVEFORM SORTER BASED ON BODY SWAPPING ERROR CORRECTION	212
<i>S. Kim, J. P. Cerqueira , M. Seok</i>	
Author Index	