

2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2016)

**Nara, Japan
31 August – 2 September 2016**



**IEEE Catalog Number: CFP16NOC-POD
ISBN: 978-1-4673-9031-6**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

| | |
|-------------------------|-------------------|
| IEEE Catalog Number: | CFP16NOC-POD |
| ISBN (Print-On-Demand): | 978-1-4673-9031-6 |
| ISBN (Online): | 978-1-4673-9030-9 |

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

| | |
|---|-----|
| LOGIC-BASED IMPLEMENTATION OF FAULT-TOLERANT ROUTING IN 3D NETWORK-ON-CHIPS | 1 |
| <i>B. Niazmand, S. Azad, J. Flich, J. Raik, G. Jervan, T. Hollstein</i> | |
| POWERMAX: AN AUTOMATED METHODOLOGY FOR GENERATING PEAK-POWER TRAFFIC IN NETWORKS-ON-CHIP | 9 |
| <i>I. Seitanidis, C. Nicopoulos, G. Dimitrakopoulos</i> | |
| TIGHTER TIME ANALYSIS FOR REAL-TIME TRAFFIC IN ON-CHIP NETWORKS WITH SHARED PRIORITIES | 17 |
| <i>M. Liu, M. Becker, M. Behnam, T. Nolte</i> | |
| PROSA: PROTOCOL-DRIVEN NOC ARCHITECTURE | 25 |
| <i>M. Alonso, J. Cardo</i> | |
| SAFE AND DYNAMIC TRAFFIC RATE CONTROL FOR NETWORKS-ON-CHIPS | 33 |
| <i>A. Kostrzewa, S. Tobuschat, R. Ernst, S. Saidi</i> | |
| IMPROVING NOC PERFORMANCE UNDER SPATIO-TEMPORAL VARIABILITY BY RUNTIME RECONFIGURATION: A GENERAL MATHEMATICAL FRAMEWORK | 41 |
| <i>Y. Xue, P. Bogdan</i> | |
| BUBBLE BUDGETING: THROUGHPUT OPTIMIZATION FOR DYNAMIC WORKLOADS BY EXPLOITING DARK CORES IN MANY CORE SYSTEMS | 49 |
| <i>X. Wang, A. Singh, B. Li</i> | |
| AN AREA-EFFICIENT TDM NOC SUPPORTING RECONFIGURATION FOR MODE CHANGES | 57 |
| <i>R. Sorensen, L. Pezzarossa, J. Sparso</i> | |
| USING BENES NETWORKS AT FAULT-TOLERANT AND DEFLECTION ROUTING BASED NETWORK-ON-CHIPS | 61 |
| <i>A. Runge, R. Kolla</i> | |
| TOOT: AN EFFICIENT AND SCALABLE POWER-GATING METHOD FOR NOC ROUTERS | 69 |
| <i>H. Farrokhbakht, M. Taram, B. Khaleghi, S. Hessabi</i> | |
| RUN-TIME LASER POWER MANAGEMENT IN PHOTONIC NOCS WITH ON-CHIP SEMICONDUCTOR OPTICAL AMPLIFIERS | 77 |
| <i>I. Thakkar, S. Chittamuru, S. Pasricha</i> | |
| MULTI-BIT TRANSIENT FAULT CONTROL FOR NOC LINKS USING 2D FAULT CODING METHOD | 81 |
| <i>X. Chen, Z. Lu, Y. Lei, Y. Wang, S. Chen</i> | |
| SHARING A GLOBAL ON-CHIP TRANSMISSION LINE MEDIUM WITHOUT CENTRALIZED SCHEDULING | 89 |
| <i>Y. Asgariéh, B. Lin</i> | |
| THE SYNCHRONOUS VS. ASYNCHRONOUS NOC ROUTERS: AN APPLE-TO-APPLE COMPARISON BETWEEN SYNCHRONOUS AND TRANSITION SIGNALING ASYNCHRONOUS DESIGNS | 97 |
| <i>M. Imai, T. Chu, K. Kise, T. Yoneda</i> | |
| POPULATING AND EXPLORING THE DESIGN SPACE OF WAVELENGTH-ROUTED OPTICAL NETWORK-ON-CHIP TOPOLOGIES BY LEVERAGING THE ADD-DROP FILTERING PRIMITIVE | 105 |
| <i>M. Tala, M. Castellari, M. Balboni, D. Bertozzi</i> | |
| A BUILT-IN SELF-TESTING FRAMEWORK FOR ASYNCHRONOUS BUNDLED-DATA NOC SWITCHES RESILIENT TO DELAY VARIATIONS | 113 |
| <i>G. Miorandi, A. Celin, M. Favalli, D. Bertozzi</i> | |
| DESIGN OF HIGH BANDWIDTH PHOTONIC NOC ARCHITECTURES USING OPTICAL MULTILEVEL SIGNALING | 121 |
| <i>T.-J. Kao, A. Louri</i> | |
| A HEURISTIC METHOD OF GENERATING DIAMETER 3 GRAPHS FOR ORDER/DEGREE PROBLEM | 125 |
| <i>T. Kitasuka, M. Iida</i> | |
| AVERAGE SHORTEST PATH LENGTH OF GRAPHS OF DIAMETER 3` | 131 |
| <i>N. Shimizu, R. Mori</i> | |
| CONSTRUCTING LARGE-SCALE LOW-LATENCY NETWORK FROM SMALL OPTIMAL NETWORKS | 137 |
| <i>R. Mizuno, Y. Ishida</i> | |

| | |
|--|------------|
| TOWARD EXA-SCALE PHOTONIC SWITCH SYSTEM FOR THE FUTURE DATACENTER | 142 |
| <i>K. Ishii, S. Namiki</i> | |
| CHIP-SCALE SI-PHOTONICS OPTICAL TRANSCEIVER FOR A PHOTONICS-ELECTRONICS CONVERGENCE SYSTEM | 147 |
| <i>K. Kurata, I. Ogura, K. Yashiki, Y. Suzuki, M. Kurihara, Y. Hagihara, T. Nakamura</i> | |
| FLOW-CENTRIC COMPUTING LEVERAGED BY PHOTONIC CIRCUIT SWITCHING FOR THE POST-MOORE ERA | 152 |
| <i>R. Takano, T. Kudoh</i> | |
| PRINTED CIRCUITS ON FLEXIBLE SUBSTRATES: OPPORTUNITIES AND CHALLENGES | 155 |
| <i>T.-C. Huang, K.-T. Cheng, R. Beausoleil</i> | |
| EXTENDING NETWORKS FROM CHIPS TO FLEXIBLE AND STRETCHABLE ELECTRONICS | 159 |
| <i>U. Gupta, U. Ogras</i> | |
| HYBRID LARGE-AREA SYSTEMS AND THEIR INTERCONNECTION BACKBONE..... | 165 |
| <i>N. Verma, L. Aygun, Y. Afsar, Y. Hu, L. Huang, T. Moy, J. Sanz-Robinson, W. Rieutort-Louis, S. Wagner, J. Sturm</i> | |
| INTER/INTRA-CHIP OPTICAL INTERCONNECTION NETWORK: OPPORTUNITIES, CHALLENGES, AND IMPLEMENTATIONS | 171 |
| <i>P. Yang, S. Nakamura, K. Yashiki, Z. Wang, L. Duong, Z. Wang, X. Chen, Y. Nakamura, J. Xu</i> | |
| Author Index | |