

# **2016 26th International Conference on Field Programmable Logic and Applications (FPL 2016)**

**Lausanne, Switzerland  
29 August – 2 September 2016**



**IEEE Catalog Number: CFP16623-POD  
ISBN: 978-1-5090-0851-3**

**Copyright © 2016, The École Polytechnique Fédérale de Lausanne (EPFL)  
All Rights Reserved**

***\*\*\*This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16623-POD
ISBN (Print-On-Demand):	978-1-5090-0851-3
ISBN (Online):	978-2-8399-1844-2
ISSN:	1946-147X

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# Conference Proceedings FPL 2016

---

## Session S1a - CAD

**ParaFRo: A Hybrid Parallel FPGA Router using Fine Grained Synchronization and Partitioning**

Chin Hau Hoo, Akash Kumar, Yajun Ha.....1

**Runtime-Quality Tradeoff in Partitioning Based Multithreaded Packing**

Dries Vercreyde, Elias Vansteenkiste, Dirk Stroobandt.....12

**High-Speed PCAP Configuration Scrubbing on Zynq-7000 All Programmable SOCs**

Aaron Stoddard, Michael Wirthlin.....21

**Boosting Convergence of Timing Closure using Feature Selection in a Learning-driven Approach**

Que Yanghua, Nachiket Kapre, Harnhua Ng.....29

### Session S1a Posters

**Liquid: Fast Placement Prototyping Through Steepest Gradient Descent Movement**

Elias Vansteenkiste, Seppe Lenders, Dirk Stroobandt .....38

**TeSHoP: A Temperature Sensing based Hotspot-Driven Placement Technique for FPGAs**

Weina Lu, Yu Hu, Jing Ye, Xiaowei Li.....42

**Search-Based Synthesis of Approximate Circuits Implemented into FPGAs**

Zdenek Vasicek, Lukas Sekanina.....46

**Fast Hierarchical NPN Classification**

Ana Petkovska, Mathias Soeken, Giovanni De Micheli, Paolo Ienne, Alan Mishchenko.....50

**Improving the Efficiency of PUF-Based Key Generation in FPGAs using Variation-Aware Placement**

Shrikant Vyas, Naveen Dumpala, Russell Tessier, Daniel Holcomb.....54

## Session S1b - Machine Learning

**A High Performance FPGA-based Accelerator for Large-Scale Convolutional Neural Network**

Huimin Li, Xitian Fan, Li Jiao, Wei Cao, Xuegong Zhou, Lingli Wang.....58

**DT-CGRA: Dual-Track Coarse-Grained Reconfigurable Architecture for Stream Applications**

Xitian Fan, Huimin Li, Wei Cao, Lingli Wang.....67

**Hardware Acceleration of Feature Detection and Description Algorithms on Low-Power Embedded Platforms**

Onur Ulusel, Christopher Picardo, Christopher Harris, Sherief Reda, Iris Bahar.....76

**Optimizing Hardware Design for Human Action Recognition**

Xiaoyin Ma, Jose Rodriguez Borbon, Walid Najjar, Amit K Roy Chowdhury.....85

Session S1b Posters

**Bayesian Inference implemented on FPGA with Stochastic Bitstreams for an Autonomous Robot**

Hugo F. C. Fernandes, M. Awais Aslam, Jorge Lobo, João Filipe Ferreira, Jorge Dias.....96

**Multi-Core for K-Means clustering on FPGA**

José Canilho, Mário Véstias and Horácio Neto.....100

**Accelerating Recurrent Neural Networks in Analytics Servers: Comparison of FPGA, CPU, GPU, and ASIC**

Eriko Nurvitadhi, Jaewoong Sim, David Sheffield, Asit Mishra, Srivatsan Krishnan, Debbie Marr.....104

**Overcoming Resource Underutilization in Spatial CNN Accelerators**

Yongming Shen, Michael Ferdman, Peter Milder.....108

**Configurable and Scalable Belief Propagation Accelerator for Computer Vision**

Jungwook Choi, Rob Rutenbar .....112

**Session S2a - Networks-on-Chip (1)**

**Hoplite-DSP: Harnessing the Xilinx DSP48 Multiplexers to Efficiently Support NoCs on FPGAs**

Chethan Kumar H B, Nachiket Kapre.....116

**LYNX: CAD for FPGA-Based Networks-on-Chip**

Mohamed Abdelfattah, Vaughn Betz.....126

Session S2a Posters

**Low-Latency TCP/IP Stack for Data Center Applications**

David Sidler, Zsolt Istvan, Gustavo Alonso.....136

**Harnessing Programmable SoCs to Develop Cost-effective Network Quality Monitoring Devices**

Mario Ruiz, Javier Ramos, Gustavo Sutter, Sergio Lopez-Buedo, Jorge Lopez de Vergara, Cristian Sisterna.....140

## Session S2b - Signal Processing and Networks

### **Hardware Acceleration of a Software-Based VPN**

Furkan Turan, Ruan de Clercq, Oscar Reparaz, Pieter Maene, Ingrid Verbauwhede.....144

### **Efficient Processing of Phased Array Radar in Sense and Avoid Application Using Heterogeneous Computing**

Luke Newmeyer, Doran Wilde, Michael Wirthlin.....153

#### Session S2b Posters

### **Modeling Considerations for the Hardware-Software Co-design of Flexible Modern Wireless Transceivers**

Benjamin Drozdenko, Matthew Zimmermann, Tuan Dao, Miriam Leeser, Kaushik Chowdhury.....161

### **Chaotic Architectures for Secure Free-Space Optical Communication**

Esam El-Araby, Nader Namazi.....165

## Session S3a - Low Level Architecture (1)

### **An Evaluation on the Accuracy of the Minimum Width Transistor Area Models in Ranking the Actual Layout Area of FPGA Architectures**

Farheen Khan, Andy Ye.....170

### **The Speed of Diversity: Exploring Complex FPGA Routing Topologies for the Global Metal Layer**

Oleg Petelin, Vaughn Betz.....181

#### Session S3a Posters

### **Reconfigurable Circuit for Implementation of Family of 4-phase Latch Protocols**

Jotham Vaddaboina Manoranjan, Kenneth S. Stevens.....191

### **Modelling delay degradation due to NBTI in FPGA Look-Up Tables**

Mohammad NAOUSS and François Marc.....195

## Session S3b - Data Classification

### **Relational Query Processing on OpenCL-based FPGAs**

Zeke Wang, Johns Paul, Hui Yan Cheah, Bingsheng He, Wei Zhang.....199

### **Annotation-Based Finite-State Transducers on Reconfigurable Devices**

Raphael Polig, Kubilay Atasu, Christoph Hagleitner, Theresa Xu, Akihiro Nakayama.....209

Session S3b Posters

**Approximate Frequent Itemset Mining for Streaming Data on FPGA**

Yubin Li, Yuliang Sun, Guohao Dai, Qiang Xu, Yu Wang, Huazhong Yang.....218

**Session S4a - Connectivity, Communication, and Supply Chains**

**Connect On the Fly: Enhancing and Prototyping of Cycle-Reconfigurable Modules**

Hao Zhou, Xinyu Niu, Junqi Yuan, Lingli Wang, Wayne Luk.....222

**Optimizing Interconnection Complexity for Realizing Fixed Permutation in Data and Signal Processing Algorithms**

Ren Chen, Viktor Prasanna.....230

**JetStream: An Open-Source high-performance PCI Express 3 streaming library for FPGA-to-Host and FPGA-to-FPGA communication**

Malte Vesper, Dirk Koch, Vipin Kizheppatt, Suhaib A. Fahmy.....239

**An Investigation into a Circuit Based Supply Chain Analyzer for FPGAs**

Jacob Couch, John Arkoian.....248

Session S4a Posters

**High-Speed Programmable FPGA Configuration Through JTAG**

Ammon Gruwell, Peter Zabriskie, Michael Wirthlin.....257

**A Highly-dense Mixed Grained Reconfigurable Architecture with Overlay Crossbar Interconnect using Via-switch**

Junshi Hotate, Takashi Kishimoto, Toshiki Higashi, Hiroyuki Ochi, Ryutaro Doi, Munehiro Tada, Tadahiko Sugibayashi, Kazutoshi Wakabayashi, Hidetoshi Onodera, Yukio Mitsuyama, Masanori Hashimoto.....261

**Controller Architecture for Low-latency Access to Phase-Change Memory in OpenPower Systems**

Antonios Prodromakis, Nikolaos Papandreou, Eleni Bougioukou, Urs Egger, Nikos Toulgaridis, Theodore Antonakopoulos, Haralampos Pozidis, Evangelos Eleftheriou.....265

**FMER: A Hybrid Configuration Memory Error Recovery Scheme for Highly Reliable FPGA SoCs**

Dimitris Agiakatsikas, Ediz Cetin, Oliver Diessel.....269

**Ouessant: Microcontroller approach for flexible accelerator integration and control in System-On-Chip**

Pierre-Henri Horrein, Benoit Porteboeuf, André Lalevée.....273

## Session S4b - Low Level Architecture (2), Pipelining, and Timing

### **Stress-Aware Routing to Mitigate Aging Effects in SRAM-based FPGAs**

Behnam Khaleghi, Behzad Omid, Hussam Amrouch, Joerg Henkel, Hossein Asadi.....277

### **Measure Twice and Cut Once: Robust Dynamic Voltage Scaling for FPGAs.**

Ibrahim Ahmed, Shuze Zhao, Olivier Trescases, Vaughn Betz.....285

### **Time-borrowing platform in Xilinx UltraScale+ family of FPGAs and MPSoCs**

Ilya Ganusov, Benjamin Devlin.....296

### **Automated Extra Pipeline Analysis of Applications Mapped to Xilinx UltraScale+ FPGAs**

Ilya Ganusov, Henri Fraise, Aaron Ng, Rafael Trapani Possignolo, Sabya Das.....305

#### Session S4b Posters

### **A Low-Power MTJ-Based Nonvolatile FPGA Using Self-Terminated Logic-In-Memory Structure**

Daisuke Suzuki, Takahiro Hanyu.....315

### **Body bias grain size exploration for a coarse grained reconfigurable accelerator**

Matsushita Yusuke, Hayate Okuhara, Ryuta Kawano, Masuyama Koichiro, Yu Fujita, Hideharu Amano.....319

### **Trojans Modifying Soft-Processor Instruction Sequences Embedded in FPGA Bitstreams**

Ismail San, Nicole Fern, Cetin Kaya Koc, Kwang-Ting (Tim) Cheng.....323

### **Fast and Area Efficient Adder for Wide Data in Recent Xilinx FPGAs**

Petter Källström, Oscar Gustafsson.....327

### **A Partial Reconfiguration Controller for Altera Stratix V FPGAs**

Zhenzhong Xiao, Dirk Koch, Mikel Lujan.....331

## Session S5a - Data Analysis and Databases

### **Energy-Efficient Stochastic Matrix Function Estimator for Graph Analytics on FPGA**

Heiner Giefers, Peter Staar, Raphael Polig.....335

### **Accelerating particle identification for high-speed data-filtering using OpenCL on FPGAs and other architectures**

Srikanth Sridharan, Paolo Durante, Christian Faerber, Niko Neufeld.....344

### **Optimising Sparse Matrix Vector Multiplication for Large Scale High Order FEM problems on FPGAs**

Paul Grigoras, Pavel Burovskiy, Wayne Luk, Spencer Sherwin.....351

## Session S5a Posters

### **Fast and Robust Hashing for Database Operators**

Kaan Kara, Gustavo Alonso.....360

### **An FPGA-based High-Throughput Stream Join Architecture**

Charalabos Kritikakis, Grigorios Chrysos, Apostolos Dollas.....364

### **Memory Efficient and High Performance Key-Value Store on FPGA Using Cuckoo Hashing**

Wei Liang, Wenbo Yin, Ping Kang, Lingli Wang.....368

## Session S5b - Compilation

### **Scalable and Modularized RTL Compilation of Convolutional Neural Networks onto FPGA**

Yufei Ma, Naveen Suda, Jae-sun Seo, Yu Cao, Sarma Vrudhula.....372

### **FPGA-based Accelerator Design from a Domain-Specific Language**

Oliver Reiche, Frank Hannig, Akif Oezkan, Jürgen Teich.....380

### **Model-Based Optimization of High Level Synthesis Directives**

Charles Lo, Paul Chow.....389

## Session S5b Posters

### **EURECA Compiler: Automatic Optimisation of Cycle-reconfigurable Circuits**

Xinyu Niu, Nicholas Ng, Tomofumi Yuki, Shaojun Wang, Nobuko Yoshida, Wayne Luk.....399

### **GraVF: A Vertex-Centric Distributed Graph Processing Framework on FPGAs**

Nina Engelhardt, Hayden So.....403

### **Vector FPGA Acceleration of 1-D Computations using Sparse Matrix Skeletons**

Sidharth Maheshwari, Gourav Modi, Siddhartha, Nachiket Kapre.....407

## Session S6a - Image Processing and Applications

### **Resource Efficient Real-Time Processing of Contrast Limited Adaptive Histogram Equalization**

Burak Unal, Ali Akoglu.....411

### **SRI-SURF: A Better SURF Powered by Scaled-RAM Interpolator on FPGA**

Xijie Jia, Kaiyuan Guo, Wenqiang Wang, Yu Wang, Huazhong Yang.....419

### **An Implementation method of the Box Filter on FPGA**

Sichao Wang, Tsutomu Maruyama.....427



## Session S6a Posters

### **Semi-dense SLAM on an FPGA SoC**

Konstantinos Boikos, Christos Bouganis.....435

### **SoC and FPGA Oriented High-quality Stereo Vision System**

Yanzhe Li, Kai Huang, Luc Claesen.....439

### **Exploring the Use of Shift Register Lookup Tables for Keccak Implementations on Xilinx FPGAs**

Jori Winderickx, Joan Daemen, Nele Mentens.....443

### **Hardware-Software Codesign of RSA for Optimal Performance vs. Flexibility Trade-off**

Malik Sharif, Rabia Shahid, Marcin Rogawski, Kris Gaj.....447

## Session S6b - High-level Synthesis

### **Automated Bug Detection for Pointers and Memory Accesses in High-Level Synthesis Compilers**

Pietro Fezzardi, Fabrizio Ferrandi.....451

### **Efficient and Reliable High-Level Synthesis Design Space Explorer for FPGAs**

Dong Liu, Benjamin Carrion Schafer.....460

### **Quantifying Observability for In-System Debug of High-Level Synthesis Circuits**

Jeffrey Goeders, Steve Wilton.....468

## Session S6b Posters

### **SoCLog: A Real-Time, Automatically Generated Logging and Profiling Mechanism for FPGA-based Systems On Chip**

Ioannis Parnassos, Panagiotis Skrimponis, Georgios Zindros, Nikolaos Bellas.....479

### **Improved Resource Sharing for FPGA DSP Blocks**

Ronak Bajaj, Suhaib A. Fahmy.....483

### **Efficient Sum of Absolute Difference Computation on FPGAs**

Martin Kumm, Marco Kleinlein, Peter Zipf.....487

### **Runtime Reconfigurable Beamforming Architecture for Real-Time Sound-Source Localization**

Bruno da Silva, Laurent Segers, An Braeken, Abdellah Touhafi.....491

## Session S7a - Networks-on-Chip (2)

### **Effect of I/O routing through NoC interfaces in embedded FPGA fabrics**

Christophe Huriaux, Olivier Sentieys, Russ Tessier.....495

### **AdapNoC: A Fast and Flexible FPGA-based NoC Simulator**

Hadi Mardani Kamali, Shaahin Hessabi.....504

### **XNoC: A Non-intrusive TDM Circuit-Switched Network-on-Chip**

Tuan D. A. Nguyen, Akash Kumar.....512

## Session S7b - Surveys, Trends, Education

### **A Survey of AIS-20/31 Compliant TRNG Cores Suitable for FPGA Devices**

Oto Petura, Ugo Mureddu, Nathalie Bochar, Viktor Fischer, Lilian Bossuet.....523

### **Survey of Domain-Specific Languages for FPGA Computing**

Nachiket Kapre, Samuel Bayliss.....533

### **A Survey on Reconfigurable Accelerators for Cloud Computing**

Christoforos Kachris, Dimitrios Soudris.....545

## PhD Forum

### **Designing a Virtual Runtime for FPGA Accelerators in the Cloud**

Mikhail Asiatici Nithin George, Kizheppatt Vipin, Suhaib A. Fahmy and Paolo Ienne.....555

### **High-Level Synthesis for Medical Image Processing on Systems on Chip: A Case Study**

Fraser Robinson, Louise Crockett, William Nailon and Robert Stewart.....557

### **Single-FPGA, Scalable, Low-power, and High-Quality 3D Ultrasound Beamformer**

William Simon, Ahmet Caner Yüzügüler, Aya Ibrahim, Federico Angiolini, Marcel Arditi, Jean-Philippe Thiran and Giovanni De Micheli.....559

### **Optimal Random Sampling Based Path Planning on FPGAs**

Size Xiao, Adam Postula and Neil Bergmann.....561

### **A hardware/software codesign framework for vision-based ADAS**

Leandro Martinez and Eduardo Marques.....563

### **Dimensionality Reduction of Hyperspectral Images Using Reconfigurable Hardware**

Daniel Fernández, Carlos Gonzalez and Daniel Mozos.....565

### **Packet Processing on FPGA SoC with DPDK**

Jan Viktorin and Jan Korenek.....567

**Towards a hardware-assisted information flow tracking ecosystem for ARM processors**

Muhammad Abdul Wahab, Pascal Cotret, Mounir Nasr Allah, Guillaume Hiet, Vianney Lapotre and Guy Gogniat.....569

**Towards an All-Digital Antenna Array Transmitter**

Daniel Dinis, Rui Cordeiro, Arnaldo Oliveira and Jose Vieira.....571

## **Demo Night**

**Transparent FPGA Flow**

Baptiste Delporte, Anthony Convers, Roberto Rigamonti and Alberto Dassatti.....573

**A Runtime Reconfigurable FPGA-Based Microphone Array for Sound Source Localization**

Bruno da Silva, Laurent Segers, An Braeken and Abdellah Touhafi.....574

**Demonstration of a Context-Switch Method for Heterogeneous Reconfigurable Systems**

Arief Wicaksana, Alban Bourge, Olivier Muller and Frédéric Rousseau.....575

**An XDL Alternative for Interfacing RapidSmith and Vivado**

Thomas Townsend, Brent Nelson and Michael Wirthlin .....576

**HeteroSim: A Heterogeneous CPU-FPGA Simulator**

Liang Feng, Hao Liang, Sharad Sinha and Wei Zhang.....577

**Single-FPGA 3D Ultrasound Beamformer**

Ahmet Caner Yüzügüler, William Simon, Aya Ibrahim, Federico Angiolini, Marcel Arditi, Jean-Philippe Thiran and Giovanni De Micheli.....578

**Architectural Exploration and Implementation of an Image Processing Chain with SpaceStudio**

Guy Bois, Felli Monteiro, Eric Jenn and Kevin Duplantier.....579