

2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2016)

**Porto Alegre, Brazil
8-11 May 2016**



**IEEE Catalog Number: CFP16012-POD
ISBN: 978-1-4673-9008-8**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16012-POD
ISBN (Print-On-Demand):	978-1-4673-9008-8
ISBN (Online):	978-1-4673-9007-1
ISSN:	1522-8681

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems

ASYNC 2016

Table of Contents

Message from the Chairs	vii
Organizing Committee	viii
Program Committee	ix

Session 1: Clocking, Delay Lines and Margins

Asynchronously Controlled Frequency Locked Loop	3
<i>Suwen Yang, Frankie Y. Liu, and Vincent C. Lee</i>	
Analysis and Design of Delay Lines for Dynamic Voltage Scaling Applications	11
<i>Ramy N. Tadros, Weizhe Hua, Matheus Gibiluka, Matheus T. Moreira, Ney L. V. Calazans, and Peter A. Beerel</i>	
Ring Oscillator Clocks and Margins	19
<i>Jordi Cortadella, Marc Lupon, Alberto Moreno, Antoni Roca, and Sachin S. Sapatnekar</i>	

Session 2: Faults, Fault Avoidance and Resiliency

Gradual Synchronization	29
<i>Sandra Jackson and Rajit Manohar</i>	
Fault Classification of the Error Detection Logic in the Blade Resilient Template	37
<i>Felipe A. Kuentzer and Alexandre M. Amory</i>	
Adding Conditionality to Resilient Bundled-Data Designs	43
<i>Dylan Hand, Austin Katrin, and William Koven</i>	
Finding Glitches Using Formal Methods	45
<i>Yan Peng, Ian W. Jones, and Mark R. Greenstreet</i>	

Session 3: Metastability and Synchronization

Efficient Metastability-Containing Gray Code 2-Sort	49
<i>Christoph Lenzen and Moti Medina</i>	
The Metastable Behavior of a Schmitt-Trigger	57
<i>Andreas Steininger, Jürgen Maier, and Robert Najvirt</i>	

Session 4: Noise Control, GALS Systems and Yield

GALS Partitioning Methodology for Substrate Noise Reduction in Mixed-Signal Integrated Circuits	67
<i>Milan Babić, Steffen Zeidler, and Miloš Krstić</i>	
Modeling and Analysis of Power Supply Noise Tolerance with Fine-Grained GALS Adaptive Clocks	75
<i>Divya Akella Kamakshi, Matthew Fojtik, Brucek Khailany, Sudhir Kudva, Yaping Zhou, and Benton H. Calhoun</i>	
Automatic Clock: A Promising Approach toward GALSification	83
<i>Mahdi Jelodari Mamaghani, Miloš Krstić, and Jim Garside</i>	

Session 5: Asynchronous Applications and Security

Low Power QDI Asynchronous FFT	87
<i>Benjamin Z. Tang and Frank Lane</i>	

Session 6: New Methods for Asynchronous Controllers

Qualifying Relative Timing Constraints for Asynchronous Circuits	91
<i>Jotham Vaddaboina Manoranjan and Kenneth S. Stevens</i>	
Optimising Bundled-Data Balsa Circuits	99
<i>Norman Kluge and Ralf Wollowski</i>	
Specification Mining for Asynchronous Controllers	107
<i>Javier de San Pedro, Thomas Bourgeat, and Jordi Cortadella</i>	
Author Index	115