2016 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2016)

Pittsburgh, Pennsylvania, USA
2-7 October 2016

IEEE Catalog Number: CFP16COD-POD
ISBN: 978-1-5090-3590-8

Copyright © 2016, The Association for Computing Machinery, Inc. (ACM)
All Rights Reserved

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP16COD-POD
ISBN (Print-On-Demand): 978-1-5090-3590-8
ISBN (Online): 978-1-4503-4483-8

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

2016 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)

October 2-7, 2016
Pittsburgh Marriott City Center
Pittsburgh, PA

1.1 - A Practical Methodology to Validate the Statistical Behavior of Bloom Filters 1
Venkateshwar Kottapalli, Sunil Khatri

1.2 - Scalable and Realistic Benchmark Synthesis for Efficient NoC Performance Evaluation: A Complex Network Analysis Approach 9
Yuankun Xue, Paul Bogdan

1.3 - An Accurate and Flexible Early Memory System Power Evaluation Approach Using a Microcomponent Method 19
Chi-Kang Chen, Hsin-I Wu, Chi-Ting Hsiao, Ren-Song Tsay

1SS.1 - Timing in CPS 27
Ya-Shian Li-Baboud

1SS.2 - Time and Timeliness N/A
Kevin Staton

1SS.3 - Programming with Time N/A
Patricia Derler

1SS.4 - Timing Testbed N/A
Aviral Shrivastava

2.1 - A Design to Reduce Write Amplification in Object-based NAND Flash Devices 37
Jie Guo, Chuhan Min, Tao Cai, Yiran Chen

2.2 - How to Enable Software Isolation and Boost System Performance with Sub-block Erase over 3D Flash Memory 47
Hsin-Yu Chang, Chien-Chung Ho, Yuan-Hao Chang, Yu-Ming Chang, Tei-Wei Kuo

2.3 - Realizing Erase-free SLC Flash Memory with Rewritable Programming Design 57
Yu-Ming Chang, Yung-Chun Li, Ping-Hsien Lin, Hsiang-Pang Li, Yuan-Hao Chang

2SS.1 - An Overview of Micron's Automata Processor 67
Ke Wang, Kevin Angstadt, Chunkun Bo, Nathan Brunelle, Elaheh Sadredini, Tommy Tracy II, Jack Wadden, Mircea Stan, Kevin Skadron

2SS.2 - Enabling the High Level Synthesis of Data Analytics Accelerators 70
Marco Minutoli, Vito Giovanni Castellana, Antonino Tumeo, Marco Lattuada, Fabrizio Ferrandi

2SS.3 - Big Data Analytics on Heterogeneous Accelerator Architectures 73
Avesta Sasan, Houman Homayoun, Katayoun Neshatpour

2016 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)

October 2-7, 2016
Pittsburgh Marriott City Center
Pittsburgh, PA

2SS.4 - Going Deeper than Deep Learning for Massive Data Analytics under Physical Constraints 76
Bita Rouhani, Azalia Mirhoseini, Farinaz Koushanfar

3.1 - Fast and cycle-accurate simulation of multi-threaded applications on SMP architectures using hybrid prototyping 79
Ehsan Saboori, Samar Abdi

3.2 - Efficient Design Space Exploration by Knowledge Transfer 89
Dandan Li, Senzhang Wang, Shuzhen Yao, Yu-Hang Liu, Yuanqi Cheng, Xian-He Sun

3.3 - Optimal Functional-Unit Assignment and Buffer Placement for Probabilistic Pipelines 99
Weiwen Jiang, Edwin Sha, Qingfeng Zhuge, Xianzhang Chen

3SS.1 - Self-aware Computing and the Internet of (Adaptive) Things 109
Henry Hoffmann

3SS.2 - Controlling Concurrent Change - A self-aware Infrastructure for Continuous Change and Evolution in Automotive Systems N/A
Rolf Ernst

3SS.3 - A Big Data Approach to Optimizing Storage N/A
Arif Merchant

4.1 - IoT Technologies for Embedded Computing: A Survey 118
Farzad Samie, Lars Bauer, Jörg Henkel

4.2 - Distributed QoS Management for Internet of Things under Resource Constraints 128
Farzad Samie, Vasileios Tsoutsouras, Sotirios Xydis, Lars Bauer, Dimitrios Soudris, Jörg Henkel

4.3 - Evolving Authentication Design Considerations for the Internet of Biometric Things (IoBT) 138
Nima Karimianbahnemiri, Paul Wortman, Fatemen Tehranipoor

4SS.1 - Compact yet Accurate Mathematical Modeling of Complex Systems 148
Paul Bogdan

4SS.2 - Design Considerations for Architecting Ultra-Low Power IoT Edge Devices N/A
Vijay Raghunathan

4SS.3 - Closing the Loop: Composable Architectures for Real-Time Control over Wireless Networks N/A
Miroslav Pajic

4SS.4 - Energy-Efficient Manycore Architectures for IoT applications N/A
Partha Pratim Pande

2016 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)

October 2-7, 2016
Pittsburgh Marriott City Center
Pittsburgh, PA

5.1 - Fault Injection at Host-Compiled Level with Static Fault Set Reduction for SoC Firmware Robustness Testing 158
Petra R. Maier, Veit Kleeberger, Daniel Mueller-Gritschneder, Ulf Schlichtmann

5.2 - Optimizing the Location of ECC Protection in Network-on-Chip 168
Junshi Wang, Letian Huang, Qiang Li, Guangjun Li ,Axel Jantsch

5.3 - A Disturbance-aware Sub-Block Design to Improve Reliability of 3D MLC Flash Memory 178
Hung-Sheng Chang, Yuan-Hao Chang, Tei-Wei Kuo ,Yu-Ming Chang, Hsiang-Pang Li

5SS.1 - Industrial IoT Lifecycle via Digital Twins 188
Arquimedes Canedo

5SS.2 - Security and Privacy Challenges in IoT-Based Machine-to-Machine Collaborative Scenarios 189
Pai Chou, Mohammad Al Faruque, Hsin Chung Chen

5SS.3 - Human-Machine Communication for Assistive IoT Technologies 191
Alexandra Porter, Md Muztoba, Umit Ogras

6.1 - Web Browser Workload Characterization for Power Management on HMP Platforms 193
Nadja Peters, Sangyoung Park, Samarjit Chakraborty, Hannes Payer, Benedikt Meurer, Daniel Clifford

6.2 - SPARTA: Runtime Task Allocation for Energy Efficient Heterogeneous Many-cores 203
Bryan Donyanavard, Tiago Muck, Santanu Sarma, Nikil Dutt

6.3 - Energy-Efficient Mapping of Real-Time Applications on Heterogeneous MPSoCs using Task Replication 213
Jelena Spasic, Di Liu, Todor Stefanov

6SS.1 - Types of Computational Self-awareness and How We Might Implement Them 223
Peter Lewis

6SS.2 - On-The-Fly Computing: Self-aware Heterogeneous Multi-cores 225
Marco Platzner

6SS.3 - Conquering MPSoC Complexity with Principles of a Self-Aware Information Processing Factory 227
Andreas Herkersdorf

6SS.4 - Using Cross-Layer Self-Awareness to Cope with Dynamic Variability in Platforms, Environments, and Applications N/A
Nikil Dutt

7.1 - Checkpoint Aware Hybrid Cache Architecture for NV Processor in Energy Harvesting Powered Systems 231
Mimi Xie, Mengying Zhao, Chen Pan, Hehe Li, Yongpan Liu, Youtao Zhang, Chun Jason Xue, Jingtong Hu

2016 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)

October 2-7, 2016
Pittsburgh Marriott City Center
Pittsburgh, PA

7.2 - Nano-Engineered Architectures for Ultra-Low Power Wireless Body Sensor Nodes 241
Rubén Braojos, Tony F. Wu, Giovanni Ansaloni, Mohamed M. Sabry, David Atienza, Subhasish Mitra, H.-S. Philip Wong

7.3 - Mitigation of Homodyne Crosstalk Noise in Silicon Photonic NoC Architectures with Tunable Decoupling 251
Ishan Thakkar, Sai Vineel Reddy Chittamuru, Sudeep Pasricha

8.1 - AsyncStripe: I/O Efficient Asynchronous Graph Computing on a Single Server 261
ShuHan Cheng, Guangyan Zhang, Jiwu Shu, Weimin Zheng

8.2 - Zero and Data Reuse-aware Fast Convolution for Deep Neural Networks on GPU 271
Hyunsun Park, Dongyoung Kim, Junwhan Ahn, Sungjoo Yoo

8.3 - Runtime Configurable Deep Neural Networks for Energy-Accuracy Trade-off 281
Hokchhay Tann, Soheil Hashemi, R. Iris Bahar, Sherief Reda