2016 IEEE 34th International Conference on Computer Design (ICCD 2016)

Scottsdale, Arizona, USA
2-5 October 2016

IEEE Catalog Number: CFP16ICD-POD
ISBN: 978-1-5090-5143-4

Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16ICD-POD
ISBN (Print-On-Demand):	978-1-5090-5143-4
ISBN (Online):	978-1-5090-5142-7
ISSN:	1063-6404

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

Table of Contents

Fast Register Consolidation and Migration for Heterogeneous Multi-core Processors 1
Elliott Forbes and Eric Rotenberg

An Adaptive Non-uniform Loop Tiling for DMA-Based Bulk Data Transfers on Many-Core Processor 9
Keni Qiu, Yuanhui Ni, Weigong Zhang, Jing Wang, Xiaoqiang Wu, Chun Jason Xue and Tao Li

Enabling Technologies for Memory Compression: Metadata, Mapping, and Prediction 17
Arjun Deb, Ali Shafiee, Rajeev Balasubramonian, Paolo Faraboschi, Naveen Muralimanohar and Robert Schreiber

Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation 25
Kevin Hsieh, Samira Khan, Nandita Vijaykumar, Kevin K. Chang, Amirali Boroumand, Saugata Ghose and Onur Mutlu

Scalable Memory Fabric for Silicon Interposer-Based Multi-Core Systems 33
Itir Akgun, Jia Zhan, Yuangang Wang and Yuan Xie

BEOL Stack-Sensitive Routability Prediction From Placement Using Data Mining Techniques 41
Wei-Ting J. Chan, Yang Du, Andrew B. Kahng, Siddhartha Nath and Kambiz Samadi

Process Variations-Aware Resistive Associative Processor Design 49
Hasan Erdem Yantir, Mohammed E. Fouda, Ahmed M. Eltawil and Fadi J. Kurdahi

Extending On-Chip Interconnects for Rack-Level Remote Resource Access 56
Yisong Chang, Ke Zhang, Sally A. McKee, Lixin Zhang, Mingyu Chen, Liqiang Ren and Zhiwei Xu

HS-BAS: a Hybrid Storage System Based on Band Awareness of Shingled Write Disk 64
Wenjian Xiao, Huanqing Dong, Liuying Ma, Zhenjun Liu and Qiang Zhang

BDR: A Balanced Data Redistribution Scheme to Accelerate the Scaling Process of XOR-based Triple Disk Failure Tolerant Arrays 72
Yanbing Jiang, Chentao Wu, Jie Li and Minyi Guo

Using Provenance to Boost the Metadata Prefetching in Distributed Storage Systems 80
Guojin Wu, Yuhui Deng and Xiao Qin

Isolation-based Decorrelation of Stochastic Circuits 88
Pai-Shun Ting and John Hayes

A Novel Approximate Synthesis Flow for the Energy-Efficient FIR filter 96
Yesung Kang, Jaewoo Kim and Seokhyeong Kang

Synthesis Design Strategies for Energy-Efficient Microprocessors 103
Ching Zhou, Yu-Shiang Lin, Pong-Fei Lu, Bruce Fleischer, David Frank and Leland Chang

Implementing Low Power Digital Circuits using Flash Devices 109
Monther Abusultan and Sunil Khatri

Data Placement Across the Cache Hierarchy: Minimizing Data Movement with Reuse-Aware Placement 117
Andreas Sembrant, Erik Hagersten and David Black-Schaffer

Dynamic Prefetcher Reconfiguration for Diverse Memory Architectures 125
Junghoon Lee, Taehoon Kim and Jaehyuk Huh

Ctrl-C: Instruction-Aware Control Loop Based Adaptive Cache Bypassing for GPUs 133
Shin-Ying Lee and Carole-Jean Wu

A Strong Arbiter PUF using Resistive RAM within 1T-1R Memory Architecture 141
Rekha Govindaraj and Swaroop Ghosh

Voting System Design Pitfalls: Vulnerability Analysis and Exploitation of a Model Platform 149
Kelvin Ly, Orlando Arias, Jacob Wurm, Khoa Hoang, Kaveh Shamsi and Yier Jin

Hardware-Based Attacks to Compromise the Cryptographic Security of an Election System 153
Mohammad-Mahdi Bidmeshki, Gaurav Rajavendra Reddy, Liwei Zhou, Jeyavijayan Rajendran and Yiorgos Makris

Cryptographic Vote-Stealing Attacks Against a Partially Homomorphic E-voting Architecture 157
Nektarios Georgios Tsoutsos and Michail Maniatakos

Algorithms for CPU and DRAM DVFS Under Inefficiency Constraint 158
Rizwana Begum, Mark Hempstead, Guru Prasad Srinivasa and Geoffrey Challen

Frame-based and Thread-based Power Management for Mobile Games on HMP Platforms 166
Nadja Peters, Sangyoung Park, Dominik Fiß and Samarjit Chakraborty

nOS: a scalable distributed operating system with run-time resource optimisation for many-core systems 174
Simon Hollis, Edward Ma and Radu Marculescu

WILD: A Workload-Based Learning Model to Predict Dynamic Delay of Functional Units 182
Xun Jiao, Yu Jiang, Abbas Rahimi and Rajesh Gupta

A Novel Simulation Based Approach for Trace Signal Selection in Silicon Debug 190
Prabanjan Komari and Ranga Vemuri

CHARM: A Checkpoint-based Resource Management Framework for Reliable Multicore Computing in the Dark Silicon Era 198
Venkata Yaswanth Raparti, Nishit Kapadia and Sudeep Pasricha

Refresh-Aware Loop Scheduling for High Performance Low Power Volatile STT-RAM 206
Keni Qiu, Junpeng Luo, Zhiyao Gong, Weigong Zhang, Jing Wang, Yuanchao Xu, Tao Li and Chun Jason Xue

Understanding and Alleviating Intra-Die and Intra-DIMM Parameter Variation in the Memory System..214
Meysam Taassori, Ali Shafiee and Rajeev Balasubramonian

SRAM Stability Analysis for Different Cache Configurations Due to Bias Temperature Instability and Hot Carrier Injections 222
Taizhi Liu, Chang-Chih Chen, Jiadong Wu and Linda Milor

Fluid Pipelines: Elastic Circuitry meets Out-of-Order Execution 230
Rafael Trapani Possignolo, Elnaz Ebrahimi, Haven Skinner and Jose Renau

Power-Aware Virtual Machine Mapping in the Data-Center-on-a-Chip Paradigm 238
Xue Lin, Yuankun Xue, Paul Bogdan, Yanzhi Wang, Siddharth Garg and Massoud Pedram

Tuning Stencil Codes in OpenCL for FPGAs 246
Qi Jia and Huiyang Zhou

Hardware thread reordering to boost OpenCL throughput on FPGAs 254
Amir Momeni, Hamed Tabkhi, Gunar Schirner and David Kaeli

Energy-Aware Scheduling of Conditional Task Graphs with Deadlines on MPSoCs 262
Umair Ullah Tariq and Hui Wu

Design Automation of Multiple-Demand Mixture Preparation using a k-Array Rotary Mixer on Digital Microfluidic Biochip 270
Satendra Kumar, Ankur Gupta, Sudip Roy and Bhargab Bhattacharya

Luminescent Solar Concentrator-based Photovoltaic Reconfiguration for Hybrid and Plug-in Electric Vehicles 278
Caiwen Ding, Hongjia Li, Weiwei Zheng, Yanzhi Wang, Naehyuck Chang and Xue Lin

Dynamic Converter Reconfiguration for Near-Threshold Non-Volatile Processors Using In-door Energy Harvesting 286
Caiwen Ding, Hongjia Li, Jingtong Hu, Yongpan Liu and Yanzhi Wang

Adaptive and Flexible Key-Value Stores Through Soft Data Partitioning 293
Byungchul Hong, Yongkee Kwon, Jung Ho Ahn and John Kim

Tolerating More Hard Errors in MLC PCMs Using Compression 301
Majid Jalili and Hamid Sarbazi-Azad

Exploiting Cache Coherence for Effective On-the-Fly Data Tracing in Multicores 309
Mounika Ponugoti and Aleksandar Milenkovic

CNN-MERP: An FPGA-Based Memory-Efficient Reconfigurable Processor for Forward and Backward Propagation of Convolutional Neural Networks 317
Xushen Han, Dajiang Zhou, Shihao Wang and Shinji Kimura

Lumos+: Rapid, Pre-RTL Design Space Exploration on Accelerator-Rich Heterogeneous Architectures with Reconfigurable Logic 325
Liang Wang and Kevin Skadron

Efficient Processor Allocation in A Reconfigurable CMP Architecture for Dark Silicon Era 333
Fatemeh Aghaaliakbari, Mohaddeseh Hoveida, Mohammad Arjomand, Majid Jalili and Hamid Sarbazi-Azad

TESLA: Using Microfluidics to Thermally Stabilize 3D Stacked STT-RAM Caches 341
Majed Valad Beigi and Gokhan Memik

Dynamic Single and Dual Rail Spin Transfer Torque Look Up Tables with Enhanced Robustness under CMOS and MTJ Process Variations 345
Aliyar Attaran, Hassan Salmani, Houman Homayoun and Hamid Mahmoodi

DOART: A Low-Power and Low-Latency Network-on-Chip 349
Wen Zong and Qiang Xu

Error Behaviors Testing With Temperature And Magnetism Dependency For MRAM 353
Xin Shi, Fei Wu, Xidong Guan and Changsheng Xie

AIBA: an Automated Intra-Cycle Behavioral Analysis for SystemC-based Design Exploration 357
Mehran Goli, Jannis Stoppe and Rolf Drechsler

A Fast, Fully Verifiable, and Hardware Predictable ASIC Design Methodology 361
Ping-Lin Yang and Malgorzata Marek-Sadowska

Memos: A Full Stack Hybrid Memory Management Framework 365
Lei Liu, Hao Yang, Yong Li, Mengyao Xie, Lian Li and Chenggang Wu

Relinquishment Coherence for Enhancing Directory Efficiency in Chip Multiprocessors 369
Wei Shu and Nian-Feng Tzeng

Hippogriff: Efficiently Moving Data in Heterogeneous Computing Systems 373
Yang Liu, Hung-Wei Tseng, Mark Gahagan, Jing Li, Yanqin Jin and Steven Swanson

IACM: Integrated Adaptive Cache Management for High-Performance and Energy-Efficient GPGPU Computing 377
Kyu Yeun Kim, Jinsu Park and Woongki Baek

SPMario: Scale Up MapReduce with I/O-Oriented Scheduling for the GPU 381
Yang Liu, Hung-Wei Tseng and Steven Swanson

"Stubborn" Strategy to Mitigate Remaining Cache Misses 385
Hayato Nomura, Hiroyuki Katchi, Hidetsugu Irie and Shuichi Sakai

A New Coding Scheme for Fault Tolerant 4-Phase Delay-Insensitive Codes 389
Florian Huemer, Jakob Lechner and Andreas Steininger

Scalable Memory Architecture for Soft-core Processors 393
Tiago T. Jost, Gabriel L. Nazar and Luigi Carro

Wireless Network-on-Chip Analysis of Propagation Technique for On-chip Communication 397
Vasil Pano, Isikcan Yilmaz, Yuqiao Liu, Baris Taskin and Kapil Dandekar

Quantifying the Difference in Resource Demand among Classic and Modern NoC Workloads 401
Amirhossein Mirhosseini, Mohammad Sadrosadati, Maryam Zarre and Hamid Sarbazi-Azad

Machine Learning Classifiers using Stochastic Logic 405
Yin Liu, Hariharasudhan Venkataraman, Zisheng Zhang and Keshab Parhi

A Novel Hardware Hash Unit Design for Modern Microprocessors 409
Abbas Fairouz, Monther Abusultan and Sunil Khatri

Exploring Static and Dynamic Flash-based FPGA Design Topologies 413
Monther Abusultan and Sunil Khatri

Concurrent Migration of Multiple Pages in Software-Managed Hybrid Main Memory 417
Santiago Bock, Bruce Childers, Rami Melhem and Daniel Mosse

How Logic Masking Can Improve Path Delay Analysis for Hardware Trojan Detection 421
Arash Nejat, David Hely and Vincent Beroulle

CyHOP: A Generic Framework for Real-Time Power-Performance Optimization in Networked Wearable Motion Sensors 425
Ramin Fallahzadeh and Hassan Ghasemzadeh

Parallelizing Latent Semantic Indexing Using an FPGA-based Architecture 429
Xinying Wang and Joseph Zambreno

CloudSocket: Smart Grid Platform for Datacenters 433
Seil Lee, Hanjoo Kim, Seongsik Park, Sei Joon Kim, Hyeokjun Choe, Chang-Sung Jeong and Sungroh Yoon

Shuffling Across Rounds: A Lightweight Strategy to Counter Side-channel Attacks 437
Sikhar Patranabis, Debapriya Basu Roy, Praveen Kumar Vadnala, Debdeep Mukhopadhyay and Santosh Ghosh

CCSA: Contention and Congestion aware Switch Allocation for Network-on-Chips 441
Cunlu Li, Dezun Dong, Xiangke Liao, Fei Lei and Ji Wu

SRAM Memory Margin Probability Failure Estimation using Gaussian Process Regression 445
Manish Rana, Ramon Canal, Jie Han and Bruce Cockburn

Towards a Timing Attack Aware High-level Synthesis of Integrated Circuits 449
Steffen Peter and Tony Givargis

A Model for Application Slowdown Estimation in On-Chip Networks and Its Use for Improving System Fairness and Performance 453
Xiyue Xiang, Saugata Ghose, Onur Mutlu and Nian-Feng Tzeng

Pull-Off Buffer: Borrowing Cache Space to Avoid Deadlock for Fault-Tolerant NoC Routing 461
Airan Shao, Dongsheng Wang and Haixia Wang

A Heterogeneous Low-Cost and Low-Latency Ring-Chain Network for GPGPUs 469
Xia Zhao, Sheng Ma, Chen Li, Lieven Eeckhout and Zhiying Wang

Energy Aware Routing of Multi-Level Network-on-Chip Traffic 477
Vasil Pano, Isikcan Yilmaz, Ankit More and Baris Taskin

A Single-Inductor-Cascaded-Stage Topology for High Conversion Ratio Boost Regulator..... 484
Khondker Ahmed and Saibal Mukhopadhyay

Data-Pattern Enabled Self-Recovey Multimedia Storage System for Near-Threshold Computing 489
Na Gong, Jonathon Edstrom, Dongliang Chen and Jinhui Wang

A 64 kb Differential Single-Port 12T SRAM Design With a Bit-Interleaving Scheme for Low-Voltage Operation in 32 nm SOI CMOS 496
Samira Ataei, James Stine and Matthew Guthaus

A statistical critical path monitor in 14nm CMOS 504
Bruce Fleischer, Karthik Balakrishnan, Christos Vezyrtzis and Keith A. Jenkins

ONAC: Optimal Number of Active Cores Detector for Energy Efficient GPU Computing 509
Xian Zhu, Mihir Awatramani, Diane Rover and Joseph Zambreno

Thermal-aware 3D Design for Side-channel Information Leakage..... 517
Peng Gu, Dylan Stow, Russell Barnes, Eren Kursun and Yuan Xie

Improving Performance per Watt of Non-Monotonic Multicore Processors via Bottleneck based Online Program Phase Classification 525
Sudarshan Srinivasan, Israel Koren and Sandip Kundu

BADGR: A Practical GHR Implementation for TAGE Branch Predictors..... 533
David J. Schlais and Mikko H. Lipasti

Unveiling Difficult Bugs in Address Translation Caching Arrays for Effective Post-Silicon Validation .. 541
George Papadimitriou, Dimitris Gizopoulos, Athanasios Chatzidimitriou, Tom Kolan, Anatoly Koyfman, Ronny Morad and Vitali Sokhin

Chain-Based Pseudorandom Tests for Pre-Silicon Verification of CMP Memory Systems 549
Gabriel Arthur Gerber Andrade, Marleson Graf and Luiz C. V. Dos Santos

A Novel Approach to Parameterized verification of Cache Coherence Protocols..... 557
Yongjian Li, Kaiqiang Duan, Yi Lv, Jun Pang and Shaowei Cai

A Readback Based General Debugging Framework for Soft-Core Processors 565
Changgong Li, Alexander Schwarz and Christian Hochberger

MFAP:Fair Allocation Between Fully Backlogged and Non-Fully Backlogged Applications 573
Yan Sui, Chun Yang, Dong Tong, Xianhua Liu and Xu Cheng

Strategies for Optimal Operating Point Selection in Timing Speculative Processors..... 581
Omid Assare and Rajesh Gupta

Efficient Mode Changes in Multi-Mode Systems..... 589
Akramul Azim and Sebastian Fischmeister

FPGA Trust Zone: Incorporating Trust and Reliability into FPGA designs 597
Vinayaka Jyothi, Manasa Thoonoli, Richard Stern and Ramesh Karri

Guided Lightweight Software Test Qualification for IP Integration using Virtual Prototypes 603
Daniel Grosse, Hoang M. Le, Muhammad Hassan and Rolf Drechsler

MASkIt: Soft Error Rate Estimation for Combinational Circuits 611
Martí Anglada, Ramon Canal, Juan Luis Aragón and Antonio González

Generating Efficient and High-Quality Pseudo-Random Behavior on Automata Processors 619
Jack Wadden, Nathan Brunelle, Ke Wang, Mohamed El-Hadedy, Gabriel Robins, Mircea Stan and Kevin Skadron

Speculative path power estimation using trace-driven simulations during high level design phase 627
Saumya Chandra and Ramkumar Jayaseelan

x86 Computer Architecture Simulators: A Comparative Study 635
Ayaz Akram and Lina Sawalha

DLL: A Dynamic Latency-Aware Load-Balancing Strategy in 2.5D NoC Architecture 643
Chen Li, Sheng Ma, Lu Wang, Zicong Wang, Xia Zhao and Yang Guo

A Modular Architectural Model of Parametric Variability for Emerging Switches 651
S. Karen Khatamifard, Michael Resch, Nam Sung Kim and Ulya Karpuzcu

CNFET-Based High Throughput Register File Architecture 659
Tianjian Li, Li Jiang, Naifeng Jing, Nam Sung Kim and Xiaoyao Liang

Stochastic Neuromorphic Learning Machines for Weakly Labeled Data 667
Emre Neftci

Design Techniques of eNVM-enabled Neuromorphic Computing Systems 671
Chang Song, Beiye Liu, Chenchen Liu, Hai Li and Yiran Chen

DSCNN: Hardware-Oriented Optimization for Stochastic Computing Based Deep Convolutional Neural Networks 675
Zhe Li, Ao Ren, Ji Li, Qinru Qiu, Yanzhi Wang and Bo Yuan

Ultra-low Energy Security Circuits for IoT Applications 679
Sudhir Satpathy, Sanu Mathew, Vikram Suresh and Ram Krishnamurthy

What does ultra low power requirements mean for side-channel secure cryptography? 683
Monodeep Kar, Arvind Singh, Anand Rajan, Vivek De and Saibal Mukhopadhyay

The Power Play: Security-Energy Trade-offs in the IoT Regime 687
Sandip Ray, Tamzidul Hoque, Abhishek Basak and Swarup Bhunia