

2016 IEEE 34th International Conference on Computer Design (ICCD 2016)

**Scottsdale, Arizona, USA
2-5 October 2016**



**IEEE Catalog Number: CFP16ICD-POD
ISBN: 978-1-5090-5143-4**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16ICD-POD
ISBN (Print-On-Demand):	978-1-5090-5143-4
ISBN (Online):	978-1-5090-5142-7
ISSN:	1063-6404

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Fast Register Consolidation and Migration for Heterogeneous Multi-core Processors	1
<i>Elliott Forbes and Eric Rotenberg</i>	
An Adaptive Non-uniform Loop Tiling for DMA-Based Bulk Data Transfers on Many-Core Processor	9
<i>Keni Qiu, Yuanhui Ni, Weigong Zhang, Jing Wang, Xiaoqiang Wu, Chun Jason Xue and Tao Li</i>	
Enabling Technologies for Memory Compression: Metadata, Mapping, and Prediction.....	17
<i>Arjun Deb, Ali Shafiee, Rajeev Balasubramonian, Paolo Faraboschi, Naveen Muralimanohar and Robert Schreiber</i>	
Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation.....	25
<i>Kevin Hsieh, Samira Khan, Nandita Vijaykumar, Kevin K. Chang, Amirali Boroumand, Saugata Ghose and Onur Mutlu</i>	
Scalable Memory Fabric for Silicon Interposer-Based Multi-Core Systems.....	33
<i>Itir Akgun, Jia Zhan, Yuangang Wang and Yuan Xie</i>	
BEOL Stack-Sensitive Routability Prediction From Placement Using Data Mining Techniques	41
<i>Wei-Ting J. Chan, Yang Du, Andrew B. Kahng, Siddhartha Nath and Kambiz Samadi</i>	
Process Variations-Aware Resistive Associative Processor Design.....	49
<i>Hasan Erdem Yantir, Mohammed E. Fouda, Ahmed M. Eltawil and Fadi J. Kurdahi</i>	
Extending On-Chip Interconnects for Rack-Level Remote Resource Access	56
<i>Yisong Chang, Ke Zhang, Sally A. McKee, Lixin Zhang, Mingyu Chen, Liqiang Ren and Zhiwei Xu</i>	
HS-BAS: a Hybrid Storage System Based on Band Awareness of Shingled Write Disk.....	64
<i>Wenjian Xiao, Huanqing Dong, Liuying Ma, Zhenjun Liu and Qiang Zhang</i>	
BDR: A Balanced Data Redistribution Scheme to Accelerate the Scaling Process of XOR-based Triple Disk Failure Tolerant Arrays	72
<i>Yanbing Jiang, Chentao Wu, Jie Li and Minyi Guo</i>	
Using Provenance to Boost the Metadata Prefetching in Distributed Storage Systems.....	80
<i>Guojin Wu, Yuhui Deng and Xiao Qin</i>	
Isolation-based Decorrelation of Stochastic Circuits.....	88
<i>Pai-Shun Ting and John Hayes</i>	
A Novel Approximate Synthesis Flow for the Energy-Efficient FIR filter	96
<i>Yesung Kang, Jaewoo Kim and Seokhyeong Kang</i>	
Synthesis Design Strategies for Energy-Efficient Microprocessors.....	103
<i>Ching Zhou, Yu-Shiang Lin, Pong-Fei Lu, Bruce Fleischer, David Frank and Leland Chang</i>	
Implementing Low Power Digital Circuits using Flash Devices.....	109
<i>Monther Abusultan and Sunil Khatri</i>	

Data Placement Across the Cache Hierarchy: Minimizing Data Movement with Reuse-Aware Placement	117
<i>Andreas Sembrant, Erik Hagersten and David Black-Schaffer</i>	
Dynamic Prefetcher Reconfiguration for Diverse Memory Architectures	125
<i>Junghoon Lee, Taehoon Kim and Jaehyuk Huh</i>	
Ctrl-C: Instruction-Aware Control Loop Based Adaptive Cache Bypassing for GPUs	133
<i>Shin-Ying Lee and Carole-Jean Wu</i>	
A Strong Arbiter PUF using Resistive RAM within 1T-1R Memory Architecture	141
<i>Rekha Govindaraj and Swaroop Ghosh</i>	
Voting System Design Pitfalls: Vulnerability Analysis and Exploitation of a Model Platform	149
<i>Kelvin Ly, Orlando Arias, Jacob Wurm, Khoa Hoang, Kaveh Shamsi and Yier Jin</i>	
Hardware-Based Attacks to Compromise the Cryptographic Security of an Election System.....	153
<i>Mohammad-Mahdi Bidmeshki, Gaurav Rajavendra Reddy, Liwei Zhou, Jeyavijayan Rajendran and Yiorgos Makris</i>	
Cryptographic Vote-Stealing Attacks Against a Partially Homomorphic E-voting Architecture	157
<i>Nektarios Georgios Tsoutsos and Michail Maniatakos</i>	
Algorithms for CPU and DRAM DVFS Under Inefficiency Constraint	158
<i>Rizwana Begum, Mark Hempstead, Guru Prasad Srinivasa and Geoffrey Challen</i>	
Frame-based and Thread-based Power Management for Mobile Games on HMP Platforms	166
<i>Nadja Peters, Sangyoung Park, Dominik Fiß and Samarjit Chakraborty</i>	
nOS: a scalable distributed operating system with run-time resource optimisation for many-core systems	174
<i>Simon Hollis, Edward Ma and Radu Marculescu</i>	
WILD: A Workload-Based Learning Model to Predict Dynamic Delay of Functional Units	182
<i>Xun Jiao, Yu Jiang, Abbas Rahimi and Rajesh Gupta</i>	
A Novel Simulation Based Approach for Trace Signal Selection in Silicon Debug.....	190
<i>Prabhanjan Komari and Ranga Vemuri</i>	
CHARM: A Checkpoint-based Resource Management Framework for Reliable Multicore Computing in the Dark Silicon Era	198
<i>Venkata Yaswanth Raparti, Nishit Kapadia and Sudeep Pasricha</i>	
Refresh-Aware Loop Scheduling for High Performance Low Power Volatile STT-RAM.....	206
<i>Keni Qiu, Junpeng Luo, Zhiyao Gong, Weigong Zhang, Jing Wang, Yuanchao Xu, Tao Li and Chun Jason Xue</i>	
Understanding and Alleviating Intra-Die and Intra-DIMM Parameter Variation in the Memory System..	214
<i>Meysam Taassori, Ali Shafiee and Rajeev Balasubramonian</i>	

SRAM Stability Analysis for Different Cache Configurations Due to Bias Temperature Instability and Hot Carrier Injections.....	222
<i>Taizhi Liu, Chang-Chih Chen, Jiadong Wu and Linda Milor</i>	
Fluid Pipelines: Elastic Circuitry meets Out-of-Order Execution	230
<i>Rafael Trapani Possignolo, Elnaz Ebrahimi, Haven Skinner and Jose Renau</i>	
Power-Aware Virtual Machine Mapping in the Data-Center-on-a-Chip Paradigm.....	238
<i>Xue Lin, Yuankun Xue, Paul Bogdan, Yanzhi Wang, Siddharth Garg and Massoud Pedram</i>	
Tuning Stencil Codes in OpenCL for FPGAs.....	246
<i>Qi Jia and Huiyang Zhou</i>	
Hardware thread reordering to boost OpenCL throughput on FPGAs.....	254
<i>Amir Momeni, Hamed Tabkhi, Gunar Schirner and David Kaeli</i>	
Energy-Aware Scheduling of Conditional Task Graphs with Deadlines on MPSoCs	262
<i>Umair Ullah Tariq and Hui Wu</i>	
Design Automation of Multiple-Demand Mixture Preparation using a k-Array Rotary Mixer on Digital Microfluidic Biochip	270
<i>Satendra Kumar, Ankur Gupta, Sudip Roy and Bhargab Bhattacharya</i>	
Luminescent Solar Concentrator-based Photovoltaic Reconfiguration for Hybrid and Plug-in Electric Vehicles.....	278
<i>Caiwen Ding, Hongjia Li, Weiwei Zheng, Yanzhi Wang, Naehyuck Chang and Xue Lin</i>	
Dynamic Converter Reconfiguration for Near-Threshold Non-Volatile Processors Using In-door Energy Harvesting.....	286
<i>Caiwen Ding, Hongjia Li, Jingtong Hu, Yongpan Liu and Yanzhi Wang</i>	
Adaptive and Flexible Key-Value Stores Through Soft Data Partitioning	293
<i>Byungchul Hong, Yongkee Kwon, Jung Ho Ahn and John Kim</i>	
Tolerating More Hard Errors in MLC PCMs Using Compression.....	301
<i>Majid Jalili and Hamid Sarbazi-Azad</i>	
Exploiting Cache Coherence for Effective On-the-Fly Data Tracing in Multicores	309
<i>Mounika Ponugoti and Aleksandar Milenkovic</i>	
CNN-MERP: An FPGA-Based Memory-Efficient Reconfigurable Processor for Forward and Backward Propagation of Convolutional Neural Networks.....	317
<i>Xushen Han, Dajiang Zhou, Shihao Wang and Shinji Kimura</i>	
Lumos+: Rapid, Pre-RTL Design Space Exploration on Accelerator-Rich Heterogeneous Architectures with Reconfigurable Logic.....	325
<i>Liang Wang and Kevin Skadron</i>	
Efficient Processor Allocation in A Reconfigurable CMP Architecture for Dark Silicon Era	333
<i>Fatemeh Aghaaliakbari, Mohaddeseh Hoveida, Mohammad Arjomand, Majid Jalili and Hamid Sarbazi-Azad</i>	

TESLA: Using Microfluidics to Thermally Stabilize 3D Stacked STT-RAM Caches	341
<i>Majed Valad Beigi and Gokhan Memik</i>	
Dynamic Single and Dual Rail Spin Transfer Torque Look Up Tables with Enhanced Robustness under CMOS and MTJ Process Variations	345
<i>Aliyar Attaran, Hassan Salmani, Houman Homayoun and Hamid Mahmoodi</i>	
DOART: A Low-Power and Low-Latency Network-on-Chip	349
<i>Wen Zong and Qiang Xu</i>	
Error Behaviors Testing With Temperature And Magnetism Dependency For MRAM	353
<i>Xin Shi, Fei Wu, Xidong Guan and Changsheng Xie</i>	
AIBA: an Automated Intra-Cycle Behavioral Analysis for SystemC-based Design Exploration.....	357
<i>Mehran Goli, Jannis Stoppe and Rolf Drechsler</i>	
A Fast, Fully Verifiable, and Hardware Predictable ASIC Design Methodology.....	361
<i>Ping-Lin Yang and Malgorzata Marek-Sadowska</i>	
Memos: A Full Stack Hybrid Memory Management Framework.....	365
<i>Lei Liu, Hao Yang, Yong Li, Mengyao Xie, Lian Li and Chenggang Wu</i>	
Relinquishment Coherence for Enhancing Directory Efficiency in Chip Multiprocessors.....	369
<i>Wei Shu and Nian-Feng Tzeng</i>	
Hippogriff: Efficiently Moving Data in Heterogeneous Computing Systems.....	373
<i>Yang Liu, Hung-Wei Tseng, Mark Gahagan, Jing Li, Yanqin Jin and Steven Swanson</i>	
IACM: Integrated Adaptive Cache Management for High-Performance and Energy-Efficient GPGPU Computing	377
<i>Kyu Yeun Kim, Jinsu Park and Woongki Baek</i>	
SPMario: Scale Up MapReduce with I/O-Oriented Scheduling for the GPU.....	381
<i>Yang Liu, Hung-Wei Tseng and Steven Swanson</i>	
”Stubborn” Strategy to Mitigate Remaining Cache Misses	385
<i>Hayato Nomura, Hiroyuki Katchi, Hidetsugu Irie and Shuichi Sakai</i>	
A New Coding Scheme for Fault Tolerant 4-Phase Delay-Insensitive Codes.....	389
<i>Florian Huemer, Jakob Lechner and Andreas Steininger</i>	
Scalable Memory Architecture for Soft-core Processors.....	393
<i>Tiago T. Jost, Gabriel L. Nazar and Luigi Carro</i>	
Wireless Network-on-Chip Analysis of Propagation Technique for On-chip Communication.....	397
<i>Vasil Pano, Isikcan Yilmaz, Yuqiao Liu, Baris Taskin and Kapil Dandekar</i>	
Quantifying the Difference in Resource Demand among Classic and Modern NoC Workloads	401
<i>Amirhossein Mirhosseini, Mohammad Sadrosadati, Maryam Zarre and Hamid Sarbazi-Azad</i>	

Machine Learning Classifiers using Stochastic Logic	405
<i>Yin Liu, Hariharasudhan Venkataraman, Zisheng Zhang and Keshab Parhi</i>	
A Novel Hardware Hash Unit Design for Modern Microprocessors.....	409
<i>Abbas Fairouz, Monther Abusultan and Sunil Khatri</i>	
Exploring Static and Dynamic Flash-based FPGA Design Topologies	413
<i>Monther Abusultan and Sunil Khatri</i>	
Concurrent Migration of Multiple Pages in Software-Managed Hybrid Main Memory.....	417
<i>Santiago Bock, Bruce Childers, Rami Melhem and Daniel Mosse</i>	
How Logic Masking Can Improve Path Delay Analysis for Hardware Trojan Detection.....	421
<i>Arash Nejat, David Hely and Vincent Berouille</i>	
CyHOP: A Generic Framework for Real-Time Power-Performance Optimization in Networked Wearable Motion Sensors.....	425
<i>Ramin Fallahzadeh and Hassan Ghasemzadeh</i>	
Parallelizing Latent Semantic Indexing Using an FPGA-based Architecture.....	429
<i>Xinying Wang and Joseph Zambreno</i>	
CloudSocket: Smart Grid Platform for Datacenters.....	433
<i>Seil Lee, Hanjoo Kim, Seongsik Park, Sei Joon Kim, Hyeokjun Choe, Chang-Sung Jeong and Sungroh Yoon</i>	
Shuffling Across Rounds: A Lightweight Strategy to Counter Side-channel Attacks	437
<i>Sikhar Patranabis, Debapriya Basu Roy, Praveen Kumar Vadnala, Debdeep Mukhopadhyay and Santosh Ghosh</i>	
CCSA: Contention and Congestion aware Switch Allocation for Network-on-Chips	441
<i>Cunlu Li, Dezun Dong, Xiangke Liao, Fei Lei and Ji Wu</i>	
SRAM Memory Margin Probability Failure Estimation using Gaussian Process Regression.....	445
<i>Manish Rana, Ramon Canal, Jie Han and Bruce Cockburn</i>	
Towards a Timing Attack Aware High-level Synthesis of Integrated Circuits.....	449
<i>Steffen Peter and Tony Givargis</i>	
A Model for Application Slowdown Estimation in On-Chip Networks and Its Use for Improving System Fairness and Performance.....	453
<i>Xiyue Xiang, Saugata Ghose, Onur Mutlu and Nian-Feng Tzeng</i>	
Pull-Off Buffer: Borrowing Cache Space to Avoid Deadlock for Fault-Tolerant NoC Routing.....	461
<i>Airan Shao, Dongsheng Wang and Haixia Wang</i>	
A Heterogeneous Low-Cost and Low-Latency Ring-Chain Network for GPGPUs.....	469
<i>Xia Zhao, Sheng Ma, Chen Li, Lieven Eeckhout and Zhiying Wang</i>	

Energy Aware Routing of Multi-Level Network-on-Chip Traffic	477
<i>Vasil Pano, Isikcan Yilmaz, Ankit More and Baris Taskin</i>	
A Single-Inductor-Cascaded-Stage Topology for High Conversion Ratio Boost Regulator.....	484
<i>Khondker Ahmed and Saibal Mukhopadhyay</i>	
Data-Pattern Enabled Self-Recovery Multimedia Storage System for Near-Threshold Computing	489
<i>Na Gong, Jonathon Edstrom, Dongliang Chen and Jinhui Wang</i>	
A 64 kb Differential Single-Port 12T SRAM Design With a Bit-Interleaving Scheme for Low-Voltage Operation in 32 nm SOI CMOS	496
<i>Samira Ataei, James Stine and Matthew Guthaus</i>	
A statistical critical path monitor in 14nm CMOS	504
<i>Bruce Fleischer, Karthik Balakrishnan, Christos Vezirtzis and Keith A. Jenkins</i>	
ONAC: Optimal Number of Active Cores Detector for Energy Efficient GPU Computing	509
<i>Xian Zhu, Mihir Awatramani, Diane Rover and Joseph Zambreno</i>	
Thermal-aware 3D Design for Side-channel Information Leakage.....	517
<i>Peng Gu, Dylan Stow, Russell Barnes, Eren Kursun and Yuan Xie</i>	
Improving Performance per Watt of Non-Monotonic Multicore Processors via Bottleneck based Online Program Phase Classification	525
<i>Sudarshan Srinivasan, Israel Koren and Sandip Kundu</i>	
BADGR: A Practical GHR Implementation for TAGE Branch Predictors.....	533
<i>David J. Schlais and Mikko H. Lipasti</i>	
Unveiling Difficult Bugs in Address Translation Caching Arrays for Effective Post-Silicon Validation ..	541
<i>George Papadimitriou, Dimitris Gizopoulos, Athanasios Chatzidimitriou, Tom Kolan, Anatoly Koyfman, Ronny Morad and Vitali Sokhin</i>	
Chain-Based Pseudorandom Tests for Pre-Silicon Verification of CMP Memory Systems	549
<i>Gabriel Arthur Gerber Andrade, Marleson Graf and Luiz C. V. Dos Santos</i>	
A Novel Approach to Parameterized verification of Cache Coherence Protocols.....	557
<i>Yongjian Li, Kaiqiang Duan, Yi Lv, Jun Pang and Shaowei Cai</i>	
A Readback Based General Debugging Framework for Soft-Core Processors	565
<i>Changgong Li, Alexander Schwarz and Christian Hochberger</i>	
MFAP: Fair Allocation Between Fully Backlogged and Non-Fully Backlogged Applications	573
<i>Yan Sui, Chun Yang, Dong Tong, Xianhua Liu and Xu Cheng</i>	
Strategies for Optimal Operating Point Selection in Timing Speculative Processors	581
<i>Omid Assare and Rajesh Gupta</i>	
Efficient Mode Changes in Multi-Mode Systems.....	589
<i>Akramul Azim and Sebastian Fischmeister</i>	

FPGA Trust Zone: Incorporating Trust and Reliability into FPGA designs	597
<i>Vinayaka Jyothi, Manasa Thoonoli, Richard Stern and Ramesh Karri</i>	
Guided Lightweight Software Test Qualification for IP Integration using Virtual Prototypes	603
<i>Daniel Grosse, Hoang M. Le, Muhammad Hassan and Rolf Drechsler</i>	
MASKIt: Soft Error Rate Estimation for Combinational Circuits	611
<i>Martí Anglada, Ramon Canal, Juan Luis Aragón and Antonio González</i>	
Generating Efficient and High-Quality Pseudo-Random Behavior on Automata Processors	619
<i>Jack Wadden, Nathan Brunelle, Ke Wang, Mohamed El-Hadedy, Gabriel Robins, Mircea Stan and Kevin Skadron</i>	
Speculative path power estimation using trace-driven simulations during high level design phase	627
<i>Saumya Chandra and Ramkumar Jayaseelan</i>	
x86 Computer Architecture Simulators: A Comparative Study	635
<i>Ayaz Akram and Lina Sawalha</i>	
DLL: A Dynamic Latency-Aware Load-Balancing Strategy in 2.5D NoC Architecture	643
<i>Chen Li, Sheng Ma, Lu Wang, Zicong Wang, Xia Zhao and Yang Guo</i>	
A Modular Architectural Model of Parametric Variability for Emerging Switches	651
<i>S. Karen Khatamifard, Michael Resch, Nam Sung Kim and Ulya Karpuzcu</i>	
CNFET-Based High Throughput Register File Architecture	659
<i>Tianjian Li, Li Jiang, Naifeng Jing, Nam Sung Kim and Xiaoyao Liang</i>	
Stochastic Neuromorphic Learning Machines for Weakly Labeled Data	667
<i>Emre Neftci</i>	
Design Techniques of eNVM-enabled Neuromorphic Computing Systems	671
<i>Chang Song, Beiye Liu, Chenchen Liu, Hai Li and Yiran Chen</i>	
DSCNN: Hardware-Oriented Optimization for Stochastic Computing Based Deep Convolutional Neural Networks	675
<i>Zhe Li, Ao Ren, Ji Li, Qinru Qiu, Yanzhi Wang and Bo Yuan</i>	
Ultra-low Energy Security Circuits for IoT Applications	679
<i>Sudhir Satpathy, Sanu Mathew, Vikram Suresh and Ram Krishnamurthy</i>	
What does ultra low power requirements mean for side-channel secure cryptography?	683
<i>Monodeep Kar, Arvind Singh, Anand Rajan, Vivek De and Saibal Mukhopadhyay</i>	
The Power Play: Security-Energy Trade-offs in the IoT Regime	687
<i>Sandip Ray, Tamzidul Hoque, Abhishek Basak and Swarup Bhunia</i>	