

2016 IEEE Nordic Circuits and Systems Conference (NORCAS 2016)

**Copenhagen, Denmark
1 – 2 November 2016**



**IEEE Catalog Number: CFP16828-POD
ISBN: 978-1-5090-1096-7**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16828-POD
ISBN (Print-On-Demand):	978-1-5090-1096-7
ISBN (Online):	978-1-5090-1095-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2016 IEEE NORCAS Proceedings Content

1. Opening

Invited talk: Auto-adaptive digital circuits – Application to low-power Multicores and ultra-low-power Wireless Sensor Nodes.....N/A
Edith Beigne, CEA, FR

A 1.3-uW 12-bit Incremental Delta-Sigma ADC for Energy Harvesting Sensor Applications.....1
Shiva Jamali-Zavareh¹, Jarno Salomaa², Mika Pulkkinen², Shailesh singh Chouhan², Kari Halonen², 1) University of Minnesota, USA and 2) Aalto University, FI

True Random Number Generation from Bang-Bang ADPLL Jitter.....5
Felix Neumärker, Sebastian Höppner, Andreas Dixius, Christian Mayr, Technische Universität Dresden, DE

2.1 Multi-Core and NoC

High-Level NoC Model for MPSoC Compilers.....10
Christian Menard, Andrés Goens, Jeronimo Castrillon, TU Dresden, DE

The REPLICA on-chip network.....16
Martti Forsell¹, Jussi Roivainen¹, Ville Leppänen², 1) VTT, FI, 2) University of Turku, FI

Sensor Data Fusion with MPSoCSim in the Context of Electric Vehicle Charging Stations.....22
Ivan Stoychev, Philipp Wehner, Jens Rettkowski, Tobias Kalb, Diana Göhringer, Jürgen Oehm, Ruhr University, DE

Accelerating MPSoC Design Space Exploration Within System-Level Frameworks.....28
Syed Abbas Ali Shah, Bastian Farkas, Rolf Meyer, Mladen Berekovic, TU Braunschweig, DE

2.2 RF and HF Circuits

A Wideband Blocker-Resilient RF Front-End With Selective Input-Impedance Matching for Direct-Delta-Sigma-Receiver Architectures.....34
Faizan Ul haq¹, Mikko Englund¹, Kari Stadius¹, Marko Kosunen¹, Jussi Ryynänen¹, Kimmo Koli², Kim B Östman³, 1) Aalto University, FI, 2) Huawei Technologies Oy Co. Ltd, FI, 3) Nordic Semiconductor, FI

A 4.5 mW, 0.01148 mm² frequency multiplier based on DLL with output frequency from 4 to 6 GHz.....38
*Erkan Bayram, Oner Hanay, Renato Negra
RWTH Aachen University, DE*

Multiphase Digitally Controlled Oscillator for Future 5G Phased Arrays in 90 nm CMOS.....42
Arnout Devos, Marco Vigilante, Patrick Reynaert, KU Leuven, BE

20-300 MHz Frequency Generator with -70 dBc Reference Spur for Low Jitter Serial Applications....46
Gurkan Yilmaz, Catherine Dehollain, Ecole Polytechnique Federale de Lausanne, CH

3.1 Memory

Design and Simulation of a Quaternary Memory Cell based on a Physical Memristor.....50
Jonathan Taylor, Alberto Nannarelli, Technical University of Denmark, DK

An OR-Type Cascaded Match Line Scheme for HighPerformance and EDP-Efficient Ternary Content Addressable Memory.....56
Jianwei Zhang, Shanshing Zheng, Fei Teng, Qiuuhong Ding, Xiaoming Chen, Dalian University of Technology, CN

DRAM Row-Hammer Attack Reduction Using Dummy Cells.....62
Hector Gomez, Andres Amaya, Elkim Roa, Universidad Industrial de Santander, CO

3.2 Low Power/Low Voltage

A CMOS MF Energy Harvesting and Data Demodulator Receiver for Wide Area Low Duty Cycle Applications with 230 mV Start-Up Voltage.....66
Teerasak Lee¹, Henry Kennedy¹, Rares Bodnar^{1,2}, William Redman-White¹, 1) University of Southampton, UK, 2) Analog Devices, UK

Capacitor-Free, Low Drop-Out Linear Regulator in a 180 nm CMOS for Hearing Aids.....70
Yoni Yosef-Hay, Pere Llimos Muntal, Dennis Øland Larsen, Ivan H.H. Jørgensen, Technical University of Denmark, DK

Fully Integrated Triple-Mode Sigma-Delta Modulator for Speech Codec.....75
Lei Zou¹, Marco De Blasi¹, Gino Rocca¹, Marco Grassi², Piero Malcovati², Andrea Baschirotto³, 1) EPCOS AG, DK 2) University of Pavia, IT, 3) University of Milano-Bicocca, IT

4. Poster session I

Oscillation Ring Testing Methodology of TSVs in 3D Stacked ICs.....79
Shadi Harb, Intel Corporation, USA

Optimizing simulation times in biomedical systems containing Quasi-Infinite Resistors.....83
Saam Iranmanesh, Majd Eid, Esther Rodriguez-villegas, Imperial College London, UK

Performance evaluation of classical differential rectifier by using forward body biasing technique.....87
Shailesh Singh Chouhan, Kari Halonen, Aalto University, FI

Design of a VCO-based ADC in 28 nm FDSOI CMOS.....91
Vishnu Unnikrishnan, Mark Vesterbacka, Linköping University, SE

A novel random approach to diagnostic test generation.....95
Emmanuel Ovie Osimiry, Raimund Ubar, Sergei Kostin, Jaan Raik, Tallinn University of Technology, EE

Data Type Dependent Energy Consumption Estimation.....99
Priit Ruberg, Keijo Lass, Peeter Ellerjee, Tallinn University of Technology, EE

Area and Power Consumption Trade-off for Sigma - Delta Decimation Filter in Mixed Signal Wearable IC.....104
Alessandro Palla, Gabriele Meoni, Luca Fanucci, University of Pisa, IT

Natural logarithm and division floating-point high throughput co-processor implemented in FPGA.....109
Peter Malik, Slovak Academy of Sciences, SK

Invited talk: Near-threshold and sub-threshold memories.....N/A
Joachim Rodrigues, Lund University, SE

5.1 IoT and Energy Sources

IoT-Based Fall Detection System with Energy Efficient Sensor Nodes.....115
Tuan Nguyen Gia¹, Igor Tcarenko¹, Victor K. Sarker¹, Amir M. Rahmani¹, Tomi Westerlund¹, Pasi Liljeberg¹, Hannu Tenhunen^{1,2}, 1) University of Turku, FI, 2) KTH Royal Institute of Technology, SE

Solar panel modelling for low illuminance indoor conditions.....121
Xinyu Ma, Sebastian Bader, Bengt Oelmann, Mid Sweden University, SE

Simulation of New Impulsional Current Profile For Lithium-ion Battery Test.....N/A
Zine Elabidine Dahmane¹, Mohamed Salah Ait Cheikh², Mustapha Bouhali¹, Moussaab Bounabi¹, Karim Kaced¹, 1) Ecole Nationale Polytechnique Alger, DZ, 2) Ecole Polytechnique Oran, DZ

5.2 Application-Specific Hardware

CPCIe: A Compression-enabled PCIe Core for Energy and Performance Optimization.....127
Mohd Amiruddin Zainol, Jose Luis Nunez-Yanez, University of Bristol, UK

Dynamically Reconfigurable Real-Time Hardware Architecture for Channel Utilisation Analysis in Industrial Wireless Communication.....133
Ludwig Sebastian Karsthof¹, Mingjie Hao¹, Jochen Rust¹, Steffen Paul¹, Uwe Meier², Dimitri Block², 1) University of Bremen, DE, 2) Ostwestfalen-Lippe University of Applied Sciences, DE

FPGA Implementation and Integration of a Reconfigurable CAN-Based Coprocessor to the COFFEE RISC Processor.....139
Farid Shamani, Vida Fakour Sevom, Tapani Ahonen, Jari Nurmi, Tampere University of Technology, FI

Wednesday 2 November

Invited talk: The Existence of Dark Silicon in the Internet-of-Everything Universe - Can we find another World?.....N/A
Waqar Hussain, Tampere University of Technology, FI

6. Poster session II

Exclusive Control for Compound Operations on Hardware Transactional Memory.....145
Keisuke Mashita, Anju Hirota, Tomoaki Tsumura, Nagoya Institute of Technology, JP

Distributed SystemC Simulation on Manycore Servers.....151
Janne Virtanen, Panu Sjövall, Marko Viitanen, Timo D. Hääläinen, Jarno Vanne, Tampere University of Technology, FI

A Special Processor Design for Nucleotide Basic Local Alignment Search Tool with a New Banded Two-Hit Method.....157
Chih-Yu Chang, Yu-Cheng Li, Nae-Chyun Chen, Xiao-Xuan Huang, Yi-Chang Lu, National Taiwan University, TW

Automatic Generation of RTL Connectivity Checkers from SystemC TLM and IP-XACT Descriptions.....162
Tomas Grimm¹, Djones Lettnin², Michael Hübler¹, 1) Ruhr-Universität Bochum, DE, 2) Federal University of Santa Catarina, BR

Area-Efficiency Trade-Offs in Integrated Switched-Capacitor DC-DC Converters.....168
Frederik Monrad Spliid, Dennis Øland Larsen, Arnold Knott, Technical University of Denmark, DK

An experimental comparison between two widely adopted phase noise models.....173
Federico Pepe, Pietro Andreani, Lund University, SE

Voltage multiplier arrangement for heavy load conditions in RF energy harvesting.....177
Shailesh Singh Chouhan, Kari Halonen, Aalto University, FI

6.1 Arithmetic and Clocking

Ultra-Low Voltage Adders in 28 nm FDSOI Exploring Poly-Biasing for Device Sizing.....182
Ali Asghar Vatanjou, Even Låte, Trond Ytterdal, Snorre Aunet, NTNU, NO

Bivariate Function Approximation with Encoded Gradients.....186
Jochen Rust, Steffen Paul, University of Bremen, DE

Hierarchical Design of a Low Power Standing Wave Oscillator Based Clock Distribution Network.....192
Wei Zhang, Youde Hu, Yuxiang Huan, Zhuo Zou*, Keji Cui, Dongxuan Bao, Dashan Pan, Lebo Wang, Lirong Zheng* Fudan University, CN, * also with Royal Institute of Technology, SE*

A Fully-Synthesized TRNG with Lightweight Cellular-Automata Based Post-Processing Stage in 130nm CMOS.....197
Juan Cartagena, Hector Gomez, Elkim Roa, Universidad Industrial de Santander, CO

6.2 Data Converters

13-Bit RF-DAC up to 14 GS/s at 3.5 GHz introducing Smart-Switching.....202
Lukas Fraeger, Oner Hanay, Erkan Bayram, Renato Negra, RWTH Aachen University, DE

Current-Steering DAC Linearisation by Impedance Transformation.....206
Stefan Mueller, Oner Hanay, Renato Negra, RWTH Aachen University, DE

A Current-Mode Analog-to-Time Converter with Short-Pulse Output Capability Using Local Intra-Cell Activation for High-Speed Time-Domain Biosensor Array.....210
Kei Ikeda¹, Atsuki Kobayashi¹, Kazuo Nakazato¹, Kiichi Niitsu^{1,2}, 1) Nagoya University, JP, 2) PRESTO, JST, JP

A 10MHz Bandwidth Continuous-Time Delta-Sigma Modulator for Portable Ultrasound Scanners.....216
Pere Llimós Muntal, Ivan H.H. Jørgensen, Erik Bruun, Technical University of Denmark, DK

7. Plenary Session

Invited talk: How to combine low cost, high efficiency, small size and flexibility? - CMOS integrated power management to the rescue!.....N/A
Filip Tavernier, KU Leuven, Belgium

A 2 GHz Low Noise Amplifier with Transformer Input Matching in 28 nm CMOS.....221
Robert Kostack^{1,2}, Christoph Tzschoppe², Herbert Stockinger¹, Udo Jörges², Frank Ellinger², 1) Intel Deutschland GmbH, DE; 2) Technische Universität Dresden, DE

A Database Accelerator for Energy-Efficient Query Processing and Optimization.....227
Sebastian Haas¹, Oliver Arnold¹, Stefan Scholze¹, Sebastian Höppner¹, Georg Ellguth¹, Andreas Dixius¹, Annett Ungethüm¹, Eric Mier¹, Benedikt Nöthen¹, Emil Matus¹, Stefan Schiefer¹, Love Cederstroem¹, Fabian Pilz², Christian Mayr¹, René Schüffny¹, Wolfgang Lehner¹, Gerhard Fettweis¹, 1) TU Dresden, DE, 2) RacyICs GmbH, DE

8.1 OpenCL Computing

Energy Proportional Computing with OpenCL on a FPGA-Based Overlay Architecture.....232
Awais Hussain Sani, Jose Luis Nunez Yanez, Bristol University, UK

OpenCL Programmable Exposed Datapath High Performance Low-Power Image Signal Processor.....238
Joonas Iisakki Multanen¹, Heikki Kultala¹, Matias Koskela¹, Timo Viitanen¹, Pekka Jääskeläinen¹, Jarmo Takala¹, Aram Danielyan², Cristóvão Cruz², 1) Tampere University of Technology, FI, 2) Noiseless Imaging Ltd, FI

Using OpenCL to Rapidly Prototype FPGA Designs.....244
Kui Wang, Jari Nurmi, Tampere University of Technology, FI

8.2 Analog and Mixed-Mode Systems

A CMOS 16k Microelectrode Array as Docking Platform for Autonomous Microsystems.....250
Lukas Straczek, Dominic Alexander Funke, Abhishek Sharma, Thomas Maeke, John S. McCaskill, Jürgen Oehm, Ruhr-University Bochum, DE

Current Driver with Read-Out HV Protection for Neural Stimulation.....256
Dmitry Osipov, Steffen Paul, Serge Strokov, Andreas K. Kreiter, Andreas Schander, Tobias Tessmann, Walter Lang, University of Bremen, DE

Asynchronous Clock Generator for a 14-bit Two-stage Pipelined SAR ADC in 0.18 µm CMOS.....260
Kairang Chen, Martin Nielsen-Lönn, Atila Alvandpour, Linköping University, SE
Finish