

2016 International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW 2016)

**Los Angeles, California, USA
26 – 28 October 2016**



**IEEE Catalog Number: CFP1660L-POD
ISBN: 978-1-5090-4845-8**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1660L-POD
ISBN (Print-On-Demand):	978-1-5090-4845-8
ISBN (Online):	978-1-5090-4844-1

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

IEEE 28th International Symposium on Computer Architecture and High Performance Computing Workshops

SBAC-PADW 2016

Table of Contents

Message from the MPP 2016 Workshop	
Chairs.....	viii
Message from the WAMCA 2016 Workshop	
Chairs.....	ix
MPP 2016 Workshop Committee.....	x
WAMCA 2016 Workshop Committee.....	xi

MPP 2016 Session 1: Architectures, Runtime Environments, and APIs for HPC

Outline of a Thick Control Flow Architecture	1
<i>Martti Forsell, Jussi Roivainen, and Ville Leppänen</i>	
PY-PITS: A Scalable Python Runtime System for the Computation of Partially Idempotent Tasks	7
<i>Edson Borin, Caian Benedicto, Ian L. Rodrigues, Flávia Pisani, Martin Tygel, and Mauricio Breternitz Jr.</i>	
Towards a GPU Abstraction for Lua	13
<i>Raphael Ribeiro and Paulo Motta</i>	

MPP 2016 Session 2: Scheduling and Load Balancing

A Dynamic Load Balance Algorithm for the S4 Parallel Stream Processing Engine	19
<i>Veronica Gil-Costa, Nicolas Hidalgo, Erika Rosas, and Mauricio Marin</i>	

A Processor Workload Distribution Algorithm for Massively Parallel Applications	25
<i>Serge Midonnet and Achille Wattelar</i>	
Parallelism and Scalability: A Solution Focused on the Cloud Computing Processing Service Billing	31
<i>Emmanoel M. De Sousa Junior, Idalmis Milian Sardina, and Frederico Lopes</i>	
Task Scheduling in Sucuri Dataflow Library	37
<i>Rafael J.N. Silva, Brunno Goldstein, Leandro Santiago, Alexandre C. Sena, Leandro A.J. Marzulo, Tiago A.O. Alves, and Felipe M.G. França</i>	

WAMCA 2016 Session 1: Benchmarking and Tools

Synchronization-Free Automatic Parallelization for Arbitrarily Nested Affine Loops	43
<i>Tomasz Klimek, Marek Palkowski, and Wlodzimierz Bielecki</i>	
A Benchmark on Multi Improvement Neighborhood Search Strategies in CPU/GPU Systems	49
<i>Eyder Rios, Igor M. Coelho, Luiz Satoru Ochi, Cristina Boeres, and Ricardo Farias</i>	
Thread Footprint Analysis for the Design of Multithreaded Applications and Multicore Systems	55
<i>Ricardo Santos, Ricardo Aguiar, Paulo Soken, Samuel Ferraz, and Liana Duenha</i>	
A Comparative Study of SYCL, OpenCL, and OpenMP	61
<i>Hércules Cardoso Da Silva, Flávia Pisani, and Edson Borin</i>	

WAMCA 2016 Session 2: Applications, Algorithms, and Programming Models

Performance Optimization for SpMV on Multi-GPU Systems Using Threads and Multiple Streams	67
<i>Ping Guo and Changjiang Zhang</i>	
A Hybrid Parallel Algorithm for the Auction Algorithm in Multicore Systems	73
<i>A.P. Nascimento, C.N. Vasconcelos, F.S. Jamel, and A.C. Sena</i>	

WAMCA 2016 Session 3: Architecture and Performance Analysis

An Efficient 2D Router Architecture for Extending the Performance of Inhomogeneous 3D NoC-Based Multi-Core Architectures	79
<i>Michael Opoku Agyeman and Wen Zong</i>	
An Efficient Channel Model for Evaluating Wireless NoC Architectures	85
<i>Michael Opoku Agyeman, Quoc-Tuan Vien, Gary Hill, Scott Turner, and Terrence Mak</i>	

Dataflow to Hardware Synthesis Framework on FPGAs91
Youngsoo Kim, Shrikant Jadhav, and Clay S. Gloster

Author Index97