

2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS 2016)

**Samos, Greece
17-21 July 2016**



**IEEE Catalog Number: CFP1652A-POD
ISBN: 978-1-5090-3077-4**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1652A-POD
ISBN (Print-On-Demand):	978-1-5090-3077-4
ISBN (Online):	978-1-5090-3076-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Keynotes

Potential future research in computing: Heterogeneous systems, memory subsystems - Process-in-Storage, or not to Process-in-Storage? That is the question

Uri Weiser

Is Computer Science Dying?

Alex Nicolau

SESSION 1A: Domain-specific Optimization 1

Concurrent Memory Subsystem and Application Optimization for ASIP Design 1
Juan Fernando Eusse, Francisco Fernandez, Rainer Leupers, and Gerd Ascheid

Automatic Recognition of Computational Kernels for Platform-Dependent Code Optimizations 11
María H. Rodríguez Blanco, Georg Reinke, Gerd Ascheid, and Rainer Leupers

Processes and Actors: Translating Kahn Processes to Dataflow with Firing 21
Gustav Cedersjö and Jörn W. Janneck

SESSION 1B: Power & Energy 31

Bard: A Unified Framework for Managing Soft Timing and Power Constraints 31
Connor Imes and Henry Hoffmann

Power Models Supporting Energy-Efficient Co-Design on Ultra-Low Power Embedded Systems 39
Vi Ngoc-Nha Tran, Brendan Barry, and Phuong Hoai Ha

Real-time Tasks and Voltage/Frequency Controller Collaboration on Low Power Energy Operational Systems 47
Rawlinson S. Gonçalves, Diego Q. Pinheiro, and Eduardo B. Valentin

SESSION 3A: System level Performance	55
<hr/>	
numap: A Portable Library For Low-Level Memory Profiling	55
<i>Manuel Selva, Lionel Morel, and Kevin Marquet</i>	
A Bypass First Policy for Energy-Efficient Last Level Caches	63
<i>Jason Jong Kyu Park, Yongjun Park, and Scott Mahlke</i>	
Runtime Support for Adaptive Power Capping on Heterogeneous SoCs	71
<i>Yun Wu, Dimitrios S. Nikolopoulos, and Roger Woods</i>	
SESSION 3B: Architecture/Processor level Acceleration	79
<hr/>	
AccuRA: Accurate Alignment of Short Reads on Scalable Reconfigurable Accelerators	79
<i>Santhi Natarajan, Krishna Kumar N, Debnath Pal, and S. K. Nandy</i>	
Simulator Calibration for Accelerator-Rich Architecture Studies	88
<i>Mochamad Asri, Ardavan Pedram, Lizy K. John, and Andreas Gerstlauer</i>	
SESSION 3C: Simulation & Design Space Exploration	96
<hr/>	
Exploring System Performance using Elastic Traces: Fast, Accurate and Portable	96
<i>Radhika Jagtap, Stephan Diestelhorst, Andreas Hansson, Matthias Jung, and Norbert When</i>	
CoolSim: Statistical Techniques to Replace Cache Warming with Efficient, Virtualized Profiling	106
<i>Nikos Nikoleris, Andreas Sandberg, Erik Hagersten, and Trevor E. Carlson</i>	
Genesys: Automatically Generating Representative Training Sets for Predictive Benchmarking	116
<i>Reena Panda, Xinnian Zheng, Shuang Song, Jee Ho Ryoo, Michael LeBeane, Andreas Gerstlauer, and Lizy K. John</i>	
Architecture Exploration of a Programmable Neural Network Processor for Embedded Systems	124
<i>Wonyong Sung and Jinhwan Park</i>	
SESSION 3D: System Design	132
<hr/>	
Supporting Composition in Symbolic System Synthesis	132
<i>Kai Neubauer, Christian Haubelt, and Michael Glaß</i>	
Design Productivity of a High Level Synthesis Compiler versus HDL	140
<i>Maxime Pelcat, Cédric Bourrasset, Luca Maggiani, and François Berry</i>	
Multi-View Consistency for Infinitary Regular Languages	148
<i>Maria Pittou and Stavros Tripakis</i>	
A Configurable SIMD Architecture with Explicit Datapath for Intelligent Learning	156
<i>Yifan He, Maurice Peemen, Luc Waeijen, Erkan Diken, Mattia Fiumara, Gerard Rauwerda, Henk Corporaal, and Tong Geng</i>	

SESSION 3E: Performance Issues in Embedded Systems **164**

Implications of Non-Volatile Memory as Primary Storage for Database Management Systems	164
<i>Naveed Ul Mustafa, Adrià Armejach, Ozcan Ozturk, Adrián Cristal, and Osman S. Unsal</i>	
Improving Performance in VLIW Soft-core Processors through Software-controlled ScratchPads	172
<i>Tiago Jost, Gabriel Nazar, and Luigi Carro</i>	
NanoStreams: Codesigned Microservers for Edge Analytics in Real Time	180
<i>Giorgis Georgakoudis, Charles Gillan, Ahmad Hassan, Umar I. Minhas, Ivor Spence, George Tzenakis, Hans Vandierendonck, Roger Woods, Dimitrios S. Nikolopoulos, Murali Shyamsundar, Paul Barber, Matthew Russell, Angelos Bilas, Stelios Kaloutsakis, Heiner Giefers, Peter Staar, Costas Bekas, Neil Horlock, Richard Faloon, and Colin Pattison</i>	
Evaluating Physically Unclonable Functions on a large set of FPGAs	188
<i>Sebastien Bellon, Claudio Favi, Mirosław Malek, Marco Macchetti, and Francesco Regazzoni</i>	

SESSION 3F: Application/Algorithm level Acceleration **196**

Hardware-Efficient Index Mapping for Mixed Radix-2/3/4/5 FFTs	196
<i>Tomasz Patyk and Jarmo Takala</i>	
On the Modeling of Error Functions as High Dimensional Landscapes for Weight Initialization in Learning Networks	202
<i>Julius, Gopinath Mahale, Sumana T., and C. S. Adityakrishna</i>	
Hybrid Code Description for Developing Fast and Resource Efficient Image Processing Architectures	211
<i>Konrad Häublein, Marc Reichenbach, Oliver Reiche, M. Akif Özkan, Dietmar Fey, Frank Hannig, and Jürgen Teich</i>	
Automated Dataflow Graph Merging	219
<i>Nils Voss, Stephen Girdlestone, Oskar Mencer, and Georgi Gaydadjiev</i>	

Special Session on Reconfigurable Compute Architectures (RCA) **227**

High-Level Synthesis of Dynamic Dataflow Programs on heterogeneous MPSoC platforms	227
<i>Endri Bezati, Simone Casale-Brunet, Marco Mattavelli, and Jörn W. Janneck</i>	
Coarse Grained Reconfigurable Architectures in the Past 25 Years: Overview and Classification	235
<i>Mark Wijnoliet, Luc Waeijen, and Henk Corporaal</i>	
Empowering OpenMP with Automatically Generated Hardware	245
<i>Artur Podobas and Mats Brorsson</i>	
Aggressively Bypassing List Scheduler for Transport Triggered Architectures	253
<i>Heikki O. Kultala, Timo T. Viitanen, Pekka O. Jääskeläinen, and Jarmo H. Takala</i>	
A Hybrid ASIC/FPGA Fault-Tolerant Artificial Pancreas	261
<i>Michail Vavouras, Rui Policarpo Duarte, Antonino Armato, and Christos-Savvas Bouganis</i>	

Special Session on Circuits, Systems and Design Automation for Emerging Technologies 268

From Reversible Logic to Quantum Circuits: Logic Design for an Emerging Technology 268
Robert Wille, Anupam Chattopadhyay, and Rolf Drechsler

A Strong Arbiter PUF using Resistive RAM 275
Rekha Govindaraj and Swaroop Ghosh

Racetrack Memory-based Encoder/Decoder for Low-Power Interconnect Architectures 281
Suman Deb, Leibin Ni, Hao Yu, and Anupam Chattopadhyay

Transforming Nanodevices to Next Generation Nanosystems 288
Max Marcel Shulaker, Gage Hills, H.-S. Philip Wong, and Subhasish Mitra

Special Session on European Projects on heterogeneous microservers and parallel embedded computing 293

Data Centres for IoT Applications: the M2DC Approach 293
Ariel Oleksiak, Michal Kierzynka, Giovanni Agosta, Carlo Brandolese, William Fornaciari, Gerardo Pelosi, Micha vor dem Berge, Wolfgang Christmann, Stefan Krupop, Mariano Cecowski, Robert Plestenjak, Justin Cinkelj, Mario Porrman, Jens Hagemeyer, René Griessl, Meysam Peykanu, Lennart Tigges, Loïc Cudennec, Thierry Goubier, Jean-Marc Philippe, Sven Rosinger, Daniel Schlitt, Christian Pieper, Chris Adeniyi-Jones, Udo Janssen, and Luca Ceva

Performance and Energy evaluation of Spark applications on low-power SoCs 300
Christoforos Kachris, Ioannis Stamelos, and Dimitrios Soudris

TULIPP: Towards Ubiquitous Low-power Image Processing Platforms 306
Tobias Kalb, Lester Kalms, Diana Göhringer, Carlota Pons, Fabien Marty, Ananya Muddukrishna, Magnus Jahre, Per Gunnar Kjeldsberg, Boitumelo Ruf, Tobias Schuchert, Igor Tchouchenkov, Carl Ehrenstrahle, Magnus Peterson, Flemming Christensen, Antonio Paolillo, Christian Lemer, Ben Rodriguez, Guillaume Bernard, François Duhem, and Philippe Millet

Performance-Power Exploration of Software-Defined Big Data Analytics: The AEGLE Cloud Backend 312
Georgios Zervakis, Sotirios Xydis, and Dimitrios Soudris

Safe Cooperative CPS: A V2I Traffic Management scenario in the SafeCOP project 320
Alessio Agneessens, Francesco Buemi, Stefano Delucchi, Massimo Massa, Giovanni Agosta, Alessandro Barengi, Carlo Brandolese, William Fornaciari, Gerardo Pelosi, Enrico Ferrari, Dajana Cassioli, Luigi Pomante, Leonardo Napoletani, Luciano Bozzi, Carlo Tieri, and Maurizio Mongelli

Enabling Indoor Object Localization through Bluetooth Beacons on the RADIO Robot Platform 328
Fynn Schwiegelshohn, Philipp Wehner, Florian Werner, Diana Göhringer, and Michael Hübner

Preface	334
<i>Michael Hübner and Diana Göhringer Dimitrios Soudris</i>	
(Keynote) Perspectives on System-level MPSoC Design Space Exploration	335
<i>Andy Pimentel</i>	
A Framework for Exploring Alternative Fault-Tolerant Schemes Targeting 3-D Reconfigurable Architectures	336
<i>Kostas Siozios, Ioannis Savidis, and Dimitrios Soudris</i>	
MPSoCSim extension: An OVP Simulator for the Evaluation of Cluster-based Multi and Many-core architectures ..	342
<i>Maria Méndez Real, Philipp Wehner, Jens Rettkowski, Vincent Migliore, Vianney Lapotre, Diana Göhringer, and Guy Gogniat</i>	
A Quasi-Cycle Accurate Timing Model for Binary Translation Based Instruction Set Simulators	348
<i>Sören Schreiner, Ralph Görden, Kim Grüttner, and Wolfgang Nebel</i>	
XL-STaGe: A Cross-Layer Scalable Tool for Graph Generation, Evaluation and Implementation	354
<i>Pedro Campos, Nizar Dahir, Colin Bonney, Martin Trefzer, Andy Tyrrell, and Gianluca Tempesti</i>	
A Hybrid Approach for Mapping and Scheduling on Heterogeneous Multicore Systems	360
<i>A. Emeretlis, G. Theodoridis, P. Alefragis, and N. Voros</i>	
Black Box ESL Power Estimation for Loosely-Timed TLM Models	366
<i>Gereon Onnebrink, Rainer Leupers, Gerd Ascheid, and Stefan Schürmans</i>	
An OpenCL-based Framework for Rapid Virtual Prototyping of Heterogeneous Architectures	372
<i>Efstathios Sotiriou-Xanthopoulos, Leonard Masing, Kostas Siozios, George Economakos, Dimitrios Soudris, and Jürgen Becker</i>	
Incorporating Rapid Design Assembly into a Virtual Prototyping Environment	378
<i>Ryan Marlow, Shenghou Ma, Kevin Lee, Andrew Love, and Peter Athanas</i>	



Author Index	384
---------------------------	------------