

2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig 2016)

**Cancun, Mexico
30 November – 2 December**



**IEEE Catalog Number: CFP16389-POD
ISBN: 978-1-5090-3708-7**

**Copyright © 2016 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP16389-POD
ISBN (Print-On-Demand):	978-1-5090-3708-7
ISBN (Online):	978-1-5090-3707-0
ISSN:	2325-6532

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A CONFIGURABLE ARCHITECTURE FOR THE GENERALIZED HOUGH TRANSFORM APPLIED TO THE ANALYSIS OF HUGE AERIAL IMAGES AND TO TRAFFIC SIGN DETECTION	1
<i>Gundolf Kiefer ; Matthias Vahl ; Julian Sarcher ; Michael Schaeferling</i>	
A HIGH-EFFICIENCY RUNTIME RECONFIGURABLE IP FOR CNN ACCELERATION ON A MID-RANGE ALL-PROGRAMMABLE SOC	8
<i>Paolo Meloni ; Gianfranco Deriu ; Francesco Conti ; Igor Loi ; Luigi Raffo ; Luca Benini</i>	
A MULTI-FUNCTIONAL MEMORY UNIT WITH PLA-BASED RECONFIGURABLE DECODER	16
<i>Nobuyuki Yahiro ; Bo Liu ; Atsushi Nanri ; Shigetoshi Nakatake ; Yasuhiro Takashima ; Gong Chen</i>	
A NOVEL AND EFFICIENT METHOD TO INITIALIZE FPGA EMBEDDED MEMORY CONTENT IN ASYMPTOTICALLY CONSTANT TIME	23
<i>Matej Bartik ; Sven Ubik ; Pavel Kubalik</i>	
A SCALABLE LATENCY-INSENSITIVE ARCHITECTURE FOR FPGA-ACCELERATED SEMI-GLOBAL MATCHING IN STEREO VISION APPLICATIONS	29
<i>Jaco Hofmann ; Jens Korinth ; Andreas Koch</i>	
A ZYNQ-BASED TESTBED FOR THE EXPERIMENTAL BENCHMARKING OF ALGORITHMS COMPETING IN CRYPTOGRAPHIC CONTESTS	37
<i>Farnoud Farahmand ; Ekawat Homsirikamol ; Kris Gaj</i>	
ADAPTIVE SINGLE-EVENT EFFECT MITIGATION FOR DEPENDABLE PROCESSING SYSTEMS	44
<i>Robért Glein ; Florian Rittner ; Albert Heuberger</i>	
AN EFFECTIVE PROBABILITY DISTRIBUTION SAT SOLVER ON RECONFIGURABLE HARDWARE	52
<i>Ali Asgar Sohahngpurwala ; Peter Athanas</i>	
AN FPGA IMPLEMENTATION OF A LONG SHORT-TERM MEMORY NEURAL NETWORK	58
<i>Joao Canas Ferreira ; Jose Fonseca</i>	
AN FPGA-BASED DESIGN FOR JOINT CONTROL AND MONITORING OF PERMANENT MAGNET SYNCHRONOUS MOTORS	66
<i>Paul Rogers ; Rajesh Kavasseri ; Scott C. Smith</i>	
AN FPGA-OPTIMIZED ARCHITECTURE OF ANTI-ALIASING BASED SUPER RESOLUTION FOR REAL-TIME HDTV TO 4K- AND 8K-UHD CONVERSIONS	72
<i>Hotaka Kusano ; Masayuki Ikebe ; Tetsuya Asai ; Masato Motomura</i>	
AREA-DRIVEN PARTIAL RECONFIGURATION FOR SEU MITIGATION ON SRAM-BASED FPGAS	78
<i>Michail Vavouras ; Christos-Savvas Bouganis</i>	
ARM+FPGA PLATFORM TO MANAGE SOLID-STATE-SMART TRANSFORMER IN SMART GRID APPLICATION	84
<i>N. Nila-Olmedo ; F. Mendoza-Mondragon ; A. Espinosa-Calderon ; Moreno</i>	
AUTOMATED SYNTHESIS OF FPGA-BASED PACKET FILTERS FOR 100 GBPS NETWORK MONITORING APPLICATIONS	90
<i>Jose Fernando Zazo ; Sergio Lopez-Buedo ; Gustavo Sutter ; Javier Aracil</i>	
AUTOMATIC FRAMEWORK TO GENERATE RECONFIGURABLE ACCELERATORS FOR OPTION PRICING APPLICATIONS	96
<i>Nam Khanh Pham ; Khin Mi Mi Aung ; Akash Kumar</i>	
AUTOMATING STRUCTURED MATRIX-MATRIX MULTIPLICATION FOR STREAM PROCESSING	104
<i>Thaddeus Koehn ; Peter Athanas</i>	
BREEZE COMPUTING: A JUST IN TIME (JIT) APPROACH FOR VIRTUALIZING FPGAS IN THE CLOUD	110
<i>Sen Ma ; David Andrews ; Shanyuan Gao ; Jaime Cummins</i>	
COARSE GRAIN RECONFIGURATION: POWER ESTIMATION AND MANAGEMENT FLOW FOR HYBRID GATED SYSTEMS	116
<i>Tiziana Fanni ; Luigi Raffo</i>	
DATA-RATE-AWARE FPGA-BASED ACCELERATION FRAMEWORK FOR STREAMING APPLICATIONS	120
<i>Siavash Rezaei ; Cesar-Alejandro Hernandez-Calderon ; Saeed Mirzamohammadi ; Eli Bozorgzadeh ; Alexander Veidenbaum ; Alex Nicolau ; Michael J. Prather</i>	

DATAFLOW OPTIMIZATION FOR PROGRAMMABLE EMBEDDED IMAGE PREPROCESSING ACCELERATORS	126
<i>Tobias Lieske ; Marc Reichenbach ; Burkhard Ringlein ; Dietmar Fey</i>	
DESIGN AND IMPLEMENTATION OF A CONSTANT-TIME FPGA ACCELERATOR FOR FAST ELLIPTIC CURVE CRYPTOGRAPHY	134
<i>Atil U. Ay ; Erdiņ Öztürk ; Francisco Rodríguez Henríquez ; Erkay Savas</i>	
DESIGN AND IMPLEMENTATION OF HARDWARE CACHE MECHANISM AND NIC FOR COLUMN-ORIENTED DATABASES	142
<i>Akihiko Hamada ; Hiroki Matsutani</i>	
DETECTION AND ISOLATION OF PERMANENT FAULTS IN FPGAS WITH REMOTE ACCESS	148
<i>Florian Rittner ; Robért Glein ; Albert Heuberger</i>	
DUAL FIXED-POINT CORDIC PROCESSOR: ARCHITECTURE AND FPGA IMPLEMENTATION	152
<i>Andres Jacoby ; Daniel Llamocca</i>	
EFFICIENT DEEP NEURAL NETWORK ACCELERATION THROUGH FPGA-BASED BATCH PROCESSING	160
<i>Thorbjörn Posewsky ; Daniel Ziener</i>	
ENABLING DYNAMIC AND PARTIAL RECONFIGURATION IN XILINX SDSOC	168
<i>Tobias Kalb ; Diana Göhringer</i>	
FPGA ARCHITECTURE FOR FEED-FORWARD SEQUENTIAL MEMORY NETWORK TARGETING LONG-TERM TIME-SERIES FORECASTING	175
<i>Kentaro Orimo ; Kota Ando ; Kodai Ueyoshi ; Masayuki Ikebe ; Tetsuya Asai ; Masato Motomura</i>	
FPGA DEBUGGING BY A DEVICE START AND STOP APPROACH.....	181
<i>Habib Ul Hasan Khan ; Diana Göhringer</i>	
FPGA IMPLEMENTATION OF OPTIMIZED XBM SPECIFICATIONS BY TRANSFORMATION FOR AFSMS	187
<i>Kledermon Garcia ; Duarte L. Oliveira ; Roberto D'Amore ; Lester A. Faria ; João L. V. Oliveira</i>	
FPGA-BASED ENCRYPTED NETWORK TRAFFIC IDENTIFICATION AT 100 GBIT/S	193
<i>Mario Ruiz ; Gustavo Sutter ; Sergio López-Buedo ; Jorge E. López De Vergara</i>	
HARDWARE-ACCELERATED POSE ESTIMATION FOR EMBEDDED SYSTEMS USING VIVADO HLS	199
<i>Jan Moritz Joseph ; Tobias Winker ; Kristian Ehlers ; Christopher Blochwitz ; Thilo Pionteck</i>	
HIGH-LEVEL SYNTHESIS OF A GENOMIC DATABASE SEARCH ENGINE.....	206
<i>Rasha Karakchi ; Jordan A. Bradshaw ; Jason D. Bakos</i>	
HIGH-THROUGHPUT CELLULAR IMAGING WITH HIGH-SPEED ASYMMETRIC-DETECTION TIME-STRETCH OPTICAL MICROSCOPY UNDER FPGA PLATFORM.....	212
<i>Ho-Cheung Ng ; Maolin Wang ; Bob M. F. Chung ; B. Sharat Chandra Varma ; Manish Kumar Jaiswal ; Sam M. H. Ho ; Kevin K. Tsia ; Ho Cheung Shum ; Hayden Kwok-Hay So</i>	
HOBBIT — SMALLER BUT FASTER THAN A DWARF: REVISITING LIGHTWEIGHT SHA-3 FPGA IMPLEMENTATIONS	218
<i>Bernhard Jungk ; Marc Stöttinger</i>	
HYBRID ENERGY-AWARE RECONFIGURATION MANAGEMENT ON XILINX ZYNQ SOCS	225
<i>Andreas Becher ; Jutta Pirkl ; Achim Herrmann ; Jürgen Teich ; Stefan Wildermann</i>	
OPTIMAL PROCESSOR INTERFACE FOR CGRA-BASED ACCELERATORS IMPLEMENTED ON FPGAS	232
<i>Lukas Johannes Jung ; Christian Hochberger</i>	
OVERLOADED CDMA INTERCONNECT FOR NETWORK-ON-CHIP (OCNOC).....	239
<i>Khaled E. Ahmed ; Mohamed R. Rizk ; Mohammed M. Farag</i>	
PACKING A MODERN XILINX FPGA USING RAPIDSMITH	246
<i>Travis Haroldsen ; Brent Nelson ; Brad Hutchings</i>	
POWER-EFFICIENCY ANALYSIS OF ACCELERATED BWA-MEM IMPLEMENTATIONS ON HETEROGENEOUS COMPUTING PLATFORMS.....	252
<i>Ernst Joachim Houtgast ; Vlad-Mihai Sima ; Giacomo Marchiori ; Koen Bertels ; Zaid Al-Ars</i>	
REAL-TIME IMAGE DISTORTION CORRECTION: ANALYSIS AND EVALUATION OF FPGA-COMPATIBLE ALGORITHMS	260
<i>Paolo Di Febbo ; Stefano Mattoccia ; Carlo Dal Mutto</i>	
RECONFIGURABLE COMPUTING FOR NETWORK FUNCTION VIRTUALIZATION: A PROTOCOL INDEPENDENT SWITCH	266
<i>Qianqiao Chen ; Vaibhawa Mishra ; Georgios Zervas</i>	

REON: A PROTOCOL FOR RELIABLE SOFTWARE-DEFINED FPGA PARTIAL RECONFIGURATION OVER NETWORK	272
<i>Vaibhawa Mishra ; Qianqiao Chen ; Georgios Zervas</i>	
REORDER: RUNTIME DATAPATH GENERATION FOR HIGH-THROUGHPUT MULTI-STREAM PROCESSING	279
<i>Andreas Becher ; Stefan Wildermann ; Moritz Mühlenthaler ; Jürgen Teich</i>	
REPABIT: AUTOMATED GENERATION OF RELOCATABLE PARTIAL BITSTREAMS FOR XILINX ZYNQ FPGAS	287
<i>Jens Rettkowski ; Konstantin Friesen ; Diana Göhringer</i>	
ROBUST BITSTREAM PROTECTION IN FPGA-BASED SYSTEMS THROUGH LOW-OVERHEAD OBFUSCATION	295
<i>Robert Karam ; Tamzidul Hoque ; Sandip Ray ; Mark Tehranipoor ; Swarup Bhunia</i>	
SOLVING LARGE SYSTEMS OF LINEAR EQUATIONS OVER GF(2) ON FPGAS	303
<i>Wen Wang ; Jakub Szefer ; Ruben Niederhagen</i>	
SURVEY ON AND RE-EVALUATION OF WIDE ADDER ARCHITECTURES ON FPGAS	310
<i>Thomas B. Preußner ; Markus Krause</i>	
1 TB/S ANTI-REPLAY PROTECTION WITH 20-PORT ON-CHIP RAM MEMORY IN FPGAS	316
<i>Benjamin R. Buhrow ; William J. Goetzinger ; Barry K. Gilbert</i>	
THE PORTABLE OPEN-SOURCE IP CORE AND UTILITY LIBRARY POC	324
<i>Thomas B. Preußner ; Martin Zabel ; Patrick Lehmann ; Rainer G. Spallek</i>	
THE R2-D2 TOOLCHAIN — AUTOMATED PORTING OF SAFETY-CRITICAL APPLICATIONS TO FPGAS	330
<i>Steffen Vaas ; Marc Reichenbach ; Ulrich Margull ; Dietmar Fey</i>	
THREAD SHADOWING: ON THE EFFECTIVENESS OF ERROR DETECTION AT THE HARDWARE THREAD LEVEL	337
<i>Sebastian Meisner ; Marco Platzner</i>	
TOWARDS FPGA-ASSISTED SPARK: AN SVM TRAINING ACCELERATION CASE STUDY	345
<i>Sam M. H. Ho ; Maolin Wang ; Ho-Cheung Ng ; Hayden Kwok-Hay So</i>	
Author Index	