

2017 IEEE/ACM International Symposium on Code Generation and Optimization (CGO 2017)

**Austin, Texas, USA
4-8 February 2017**



**IEEE Catalog Number: CFP17CGO-POD
ISBN: 978-1-5090-4932-5**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17CGO-POD
ISBN (Print-On-Demand):	978-1-5090-4932-5
ISBN (Online):	978-1-5090-4931-8
ISSN:	1931-0544

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Contents

Frontmatter

Messages from the Chairs	iii
Committees	v
Report from the Artifact Evaluation Committee	ix
Sponsors and Supporters	x
Keynote Abstract	xi
Poster Session	xii

Main Research Papers

Shared Memory

Legato: End-to-End Bounded Region Serializability Using Commodity Hardware Transactional Memory Aritra Sengupta, Man Cao, Michael D. Bond, and Milind Kulkarni — <i>Ohio State University, USA; Purdue University, USA</i>	1
Automatic Detection of Extended Data-Race-Free Regions Alexandra Jimborean, Jonatan Waern, Per Ekemark, Stefanos Kaxiras, and Alberto Ros — <i>Uppsala University, Sweden; University of Murcia, Spain</i>	14
FinePar: Irregularity-Aware Fine-Grained Workload Partitioning on Integrated Architectures Feng Zhang, Bo Wu, Jidong Zhai, Bingsheng He, and Wenguang Chen — <i>Tsinghua University, China; Colorado School of Mines, USA; National University of Singapore, Singapore</i>	27

GPU Optimization

TwinKernels: An Execution Model to Improve GPU Hardware Scheduling at Compile Time Xiang Gong, Zhongliang Chen, Amir Kavayan Ziabari, Rafael Ubal, and David Kaeli — <i>Northeastern University, USA</i>	39
Taming Warp Divergence Jayvant Anantpur and R. Govindarajan — <i>IISc Bangalore, India</i>	50
Dynamic Buffer Overflow Detection for GPGPUs Christopher Erb, Mike Collins, and Joseph L. Greathouse — <i>AMD Research, USA</i>	61
Lift: A Functional Data-Parallel IR for High-Performance GPU Code Generation Michel Steuwer, Toomas Rimmelg, and Christophe Dubach — <i>University of Edinburgh, UK</i>	74

Best Paper Nominees

Synthesizing Benchmarks for Predictive Modeling Chris Cummins, Pavlos Petoumenos, Zheng Wang, and Hugh Leather — <i>University of Edinburgh, UK; Lancaster University, UK</i>	86
Formalizing the Concurrency Semantics of an LLVM Fragment Soham Chakraborty and Viktor Vafeiadis — <i>MPI-SWS, Germany</i>	100
ThinLTO: Scalable and Incremental LTO Teresa Johnson, Mehdi Amini, and Xinliang David Li — <i>Google, USA; Apple, USA</i>	111
Automatic Generation of Fast BLAS3-GEMM: A Portable Compiler Approach Xing Su, Xiangke Liao, and Jingling Xue — <i>National University of Defense Technology, China; UNSW, Australia</i>	122

Memory Dependencies

Pointer Disambiguation via Strict Inequalities

Maroua Maalej, Vitor Paisante, Pedro Ramos, Laure Gonnord, and Fernando Magno Quintão Pereira — *University of Lyon, France; Federal University of Minas Gerais, Brazil* 134

A Collaborative Dependence Analysis Framework

Nick P. Johnson, Jordan Fix, Stephen R. Beard, Taewook Oh, Thomas B. Jablin, and David I. August — *Princeton University, USA; University of Illinois at Urbana-Champaign, USA* 148

Characterizing Data Organization Effects on Heterogeneous Memory Architectures

Apan Qasem, Ashwin M. Aji, and Gregory Rodgers — *Texas State University, USA; AMD Research, USA* 160

Accelerators and Binary Translation

Clairvoyance: Look-Ahead Compile-Time Scheduling

Kim-Anh Tran, Trevor E. Carlson, Konstantinos Koukos, Magnus Sjölander, Vasileios Spiliopoulos, Stefanos Kaxiras, and Alexandra Jimborean — *Uppsala University, Sweden; Uppsala University, Norway* 171

Phase-Aware Optimization in Approximate Computing

Subrata Mitra, Manish K. Gupta, Sasa Misailovic, and Saurabh Bagchi — *Purdue University, USA; Microsoft, USA; University of Illinois at Urbana-Champaign, USA* 185

A Space- and Energy-Efficient Code Compression/Decompression Technique for Coarse-Grained Reconfigurable Architectures

Bernhard Egger, Hohan Lee, Duseok Kang, Mansureh S. Moghaddam, Youngchul Cho, Yeonbok Lee, Sukjin Kim, Soonhoi Ha, and Kiyong Choi — *Seoul National University, South Korea; Samsung Electronics, South Korea* 197

Cross-ISA Machine Emulation for Multicores

Emilio G. Cota, Paolo Bonzini, Alex Bennée, and Luca P. Carloni — *Columbia University, USA; Red Hat, Italy; Linaro, UK* 210

Feedback Directed and Whole Program Optimization

Incremental Whole Program Optimization and Compilation

Patrick W. Sathyanathan, Wenlei He, and Ten H. Tzen — *Microsoft, USA* 221

Optimizing Function Placement for Large-Scale Data-Center Applications

Guilherme Ottoni and Bertrand Maher — *Facebook, USA* 233

Minimizing the Cost of Iterative Compilation with Active Learning

William F. Ogilvie, Pavlos Petoumenos, Zheng Wang, and Hugh Leather — *University of Edinburgh, UK; Lancaster University, UK* 245

Removing Checks in Dynamically Typed Languages through Efficient Profiling

Gem Dot, Alejandro Martínez, and Antonio González — *Universitat Politècnica de Catalunya, Spain; ARM, UK* 257

Reductions and Loops

Discovery and Exploitation of General Reductions: A Constraint Based Approach

Philip Ginsbach and Michael F. P. O’Boyle — *University of Edinburgh, UK* 269

Parallel Associative Reductions in Halide

Patricia Suriana, Andrew Adams, and Shoab Kamil — *Google, USA; Adobe, USA* 281

Optimistic Loop Optimization

Johannes Doerfert, Tobias Grosser, and Sebastian Hack — *Saarland University, Germany; ETH Zurich, Switzerland* 292

Software Prefetching for Indirect Memory Accesses

Sam Ainsworth and Timothy M. Jones — *University of Cambridge, UK* 305

Author Index 318