

# **2017 18th IEEE Latin American Test Symposium (LATS 2017)**

**Bogota, Colombia  
13-15 March 2017**



**IEEE Catalog Number: CFP17LAT-POD  
ISBN: 978-1-5386-0416-8**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17LAT-POD
ISBN (Print-On-Demand):	978-1-5386-0416-8
ISBN (Online):	978-1-5386-0415-1
ISSN:	2373-0862

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

## Monday, 13th March 2017

### 08:00 - 09:00 Registration

### 09:00 - 09:20 Opening Session

#### General Chairs:

Raoul Velazco – TIMA, France;  
Yervant Zorian – Synopsys, USA

#### Program Chairs:

Ernesto Sanchez – Politecnico di Torino, Italy;  
Tiago Balen – UFRGS, Brazil

### 09:20 - 10:00 Keynote Talk

#### Quality and Reliability Challenges in the Internet of Things <sup>N/A</sup>

Yervant Zorian – SYNOPSYS, USA  
*Chair: Benjamin Schaefer, UT Dallas, USA*

### 10:00 - 10:20 Coffee Break

### 10:20 - 11:20 Session 1

#### Analog and mixed signal testing

*Chair: Ioannis Savidis, Drexel University, USA*

#### Mixed Signal Verification to Avoid Integration Mismatch in Complex SoCs <sup>1</sup>

Vinicius A. O. Martins and Wang J. Chau. USP - University of São Paulo, Brazil

#### Analysis of the Implications of Stacked Devices in Nano-Scale Technologies for Analog Applications <sup>7</sup>

Ismael Lomeli-Illescas, Sergio A. Solis-Bustos and José E. Rayas-Sánchez. Intel Tecnología de México, ITESO - The Jesuit University of Guadalajara, México.

#### Evaluation of a Mixed-Signal Design Diversity System under Radiation Effects <sup>11</sup>

Carlos González Aguilera, Rafael Galhardo Vaz, Cristiano Chenet, Matheus Budelon, Odair Gonçalves and Tiago Balen. UFRGS, IEAv/DCTA, Brazil.

### 11:20 - 12:20 Session 2

#### Test pattern generation

*Chair: Paolo Bernardi, Politecnico di Torino, Italy*

#### Evaluating the Effectiveness of D-Chains in SAT based ATPG <sup>17</sup>

Jan Burchard, Felix Neubauer, Pascal Raiola, Dominik Erb and Bernd Becker. University of Freiburg, Germany.

#### Testing Multiple Stuck-at Faults of ROBDD Based Combinational Circuit Design <sup>23</sup>

Toral Shah, Anzhela Matrosova, Binod Kumar, Masahiro Fujita and Virendra Singh. IIT Bombay, India; Tomsk State University, Russia; University of Tokyo, Japan.

#### Physical-Aware Pattern Selection for Stuck-at Faults <sup>29</sup>

Oscar Acevedo Patiño and Juan Carlos Martinez Santos. Univ. Tecnológica de Bolívar, Colombia.

### 12:20 - 14:00 Lunch

### 14:00 - 14:40 Invited Talk 1

#### Emerging Spin Transfer Torque Devices - Memories and Logic <sup>N/A</sup>

Kaushik Roy, Purdue University, USA  
*Chair: Alberto Bosio, LIRMM, France*

### 14:40 - 15:40 Session 3

#### Aging and FinFETs testing

*Chair: Ismael Lomeli-Illescas, ITESO - The Jesuit University of Guadalajara, Mexico*

#### Analysis of Short Defects in FinFET Based Logic Cells <sup>34</sup>

Freddy Forero, Michel Renovell, Jean-Marc Galliere and Victor Champac. INAOE México; LIRMM France.

#### Handling Manufacturing and Aging Faults with Software-based Techniques in Tiny Embedded Systems <sup>40</sup>

Felix Mühlbauer, Patryk Skoncej, Lukas Schröder and Mario Schölzel. University of Potsdam, IHP GmbH, Germany.

#### Identifying High Variability Speed-Limiting Paths under Aging <sup>46</sup>

Ankush Srivastava, Virendra Singh, Adit Singh and Kewal Saluja. NXP Semiconductor Inc, India; Indian Institute of Technology (IIT) Bombay, India; Auburn University, USA; University of Wisconsin, USA.

### 15:40 - 16:00 Coffee Break

### 16:00 - 16:40 Session 4

#### Board testing and Built-in-Self Test

*Chair: Mario Schölzel. University of Potsdam, IHP GmbH, Germany*

#### Linear Feedback Shift Register and Phase Shifter Computation for 2-Dimensional Test Pattern Generation <sup>52</sup>

Oscar Acevedo Patiño and Dimitri Kagaris. Universidad Tecnológica de Bolívar, Colombia; Southern Illinois University Carbondale, USA.

#### On the detection of board delay faults through the execution of functional programs <sup>58</sup>

Gaiping An, Riccardo Cantoro, Ernesto Sanchez and Matteo Sonza Reorda. Politecnico di Torino, Italy.

## 16:40 - 17:20 Session 5

### Post-silicon verification and validation

Chair: Adit Singh, Auburn University, USA

#### An automatic approach to perform the verification of hardware designs according to the ISO26262 functional safety standard 64

Enea Bagalini, Jacopo Sini, Matteo Sonza Reorda, Massimo Violante, Peter Sarson and Herwig Klimesch. Politecnico di Torino, Italy; AMS, Austria.

#### Post-silicon Observability Enhancement with Topology Based Trace Signal Selection 70

Binod Kumar, Ankit Jindal, Masahiro Fujita and Virendra Singh. IIT BOMBAY, India; University of Tokyo, Japan.

## 17:20 - 18:20 Panel 1

### Test challenges of advanced technologies

Moderator: Victor Champac, INAOE, Mexico

Panelists:

**Adit Singh**, Auburn University, USA

**Matteo Sonza Reorda**, Politecnico di Torino, Italy

**Yervant Zorian**, Synopsys, USA

## 19:00 - 20:30 Welcome Cocktail

## Tuesday, 14th March 2017

## 09:00 - 09:40 Invited Talk 2

### Fault Handling in Embedded Processors: Limits, Benefits, and Challenges N/A

**Mario Schölzel**, IHP & University Potsdam, Germany

Chair: Siddharth Garg, NYU, USA (TBC)

## 09:40 - 10:40 Session 6

### Radiation effects

Chair: Felipe Restrepo Calle, Universidad Nacional de Colombia

#### Ionizing Radiation Effects on a COTS Low-Cost RISC Microcontroller 76

Felipe G. H. Leite, Roberto B. B. Santos, Nilberto H. Medina, Vitor. A. P. Aguiar, Renato C. Giacomini, Nemitala Added, Fernando Aguirre, Eduardo L.A. Macchione, Fabian Vargas, Marcilei A. G. da Silveira, University of Sao Paulo (USP), Pontificia Universidad Catolica do Rio Grande do Sul (PUCRS), Fundação Educacional Inaciana (FEI), Brazil.

#### SEU Impact in Processor's Control-Unit: Preliminary Results Obtained for LEON3 Soft-Core 80

Thierry Bonnoit, Alexandre Coelho, Nacer-Eddine Zergainoh and Raoul Velazco. Laboratoire TIMA, University of Grenoble Alpes (UGA), France.

#### Evaluating the Behavior of Successive Approximation Algorithms Under Soft Errors 84

Gennaro Rodrigues and Fernanda Kastensmidt. UFRGS, Brazil.

## 10:40 - 11:00 Coffee Break

## 10:40 - 11:00 Poster Session

#### Low Cost Automatic Test Vector Generation for Structural Analog Testing 90

André Chinazzo, Paulo Comassetto de Aguirre and Tiago Balen. Technische Universität Kaiserslautern, Germany; Unipampa, UFRGS, Brazil.

#### An Approach to LFSR-Based X-Masking for Built-In Self-Test 94

Daichi Shimazu and Satoshi Ohtake. Oita University, Japan.

#### Fault Injection Methodology for Single Event Effects on Clock-gated ASICs 98

Luis Alberto Contreras Benites and Fernanda Lima Kastensmidt. UFRGS, Brazil.

#### Exploring BDDs to Reduce Test Pattern Set 102

Gabriel Porto, Paulo F. Butzen and Denis Franco. FURG, Brazil.

## 11:00 - 12:00 Session 7

### Industrial applications

Chair: Maurizio Rebaudengo, Politecnico di Torino, Italy.

#### Practical Experience Designing and Debugging a FPGA for a Real-Time Ethernet Industrial Bus 106

Matheus Oliveira, João de Moraes, Sergio Cechin, Taisy Weber and João Netto. UFRGS, Brazil.

#### Specification, model and implementation in Hiles designer of a test equipment for an aircraft 28 VDC generator control unit N/A

Armando Mateus, Fabian Eduardo Pérez Gordillo, José Fernando Jimenez and Rubby Casallas. Universidad Santo Tomás, Universidad de los Andes, Colombia.

#### A DMA and CACHE-Based Stress Schema for Burn-In of Automotive Microcontroller 112

Marco Restifo, Davide Appello, Paolo Bernardi, Riccardo Cantoro, Ernesto Sanchez, Federico Venini and Lorenza Gianotto. Politecnico di Torino, Italy.

## 12:00 - 13:00 Panel 2

### Hardware Security and Trust

Moderator: Ramesh Karri, New York University, USA

Panelists:

**Siddharth Garg**, NYU, USA

**Benjamin Schaefer**, UT Dallas, USA

**Ioannis Savidis**, Drexel University, USA

## 13:00 - 14:00 Lunch

## 14:00 Social Event

*visit to the Salt cathedral of Zipaquirá*

*Completely carved in a salt cave, the Cathedral is unique and presents visitors with a majesty unparalleled view. Placed at 180 meters underground, it is a beautiful place away from everyday life that invites reflection, and selfdiscovery.*

## 20:00 Gala Dinner

## Wednesday, 15th March 2017

### 09:00 - 09:40 Session 8

#### NOC testing

Chair: Johan Sebastian Eslava Garzon, Universidad Nacional de Colombia (TBC)

#### Analysis of Routing Algorithms Generation for Irregular NoC Topologies 118

Ronaldo Tadeu Pontes Milfont, Paulo César Cortez, Alan Cadore Pinheiro, João Marcelo Ferreira, Jarbas Aryel Nunes Da Silveira, Rafael Gonçalves Mota and César Marcon. Federal University of Ceara, Pontifical Catholic University of Rio Grande do Sul, Brazil.

#### MINI-ESPADA: A Low-Cost Fully Adaptive Routing Mechanism for Networks-on-Chips 123

Amir Charif, Alexandre Coelho, Nacer-Eddine Zergainoh and Michael Nicolaidis. TIMA Laboratory, France.

### 09:40 - 10:40 Session 9

#### Single and Multiple event Upsets

Chair: Matteo Sonza Reorda, Politecnico di Torino, Italy.

#### SEU Suceptibility Analysis of a Feedforward Neural Network implemented in SRAM-based FPGA 127

I. Lopes, F. Kastensmidt and A. Susin. UFRGS, Brazil.

#### Contrast of a HDL model and COTS version of a microprocessor for Soft-Error Testing 133

José Iván Isaza González, Alejandro Serrano Cases, Antonio Martínez Álvarez, Sergio Cuenca Asensi, Hipolito Guzmán Miranda and Miguel A. Aguirre. University of Alicante, Universidad de Sevilla, Spain.

#### Analysis of SEU Sensitivity in a Commercial FPGA 139

Paulo R. C. Villa, Roger C. Goerl, Fabian Vargas, Leticia B. Poehls, Nilberto H. Medina, Nemitala Added, Vitor A. P. De Aguiar, Fernando Aguirre, Eduardo L. A. Macchione and Marcilei A. G. Da Silveira, Eduardo Bezerra. UFSC, PUCRS, USP, FEI, Brazil.

### 10:40 - 11:00 Coffee Break

### 11:00 - 11:40 Session 10

#### Software-based hardening techniques

Chair: Fernanda Kastensmidt, UFRGS, Brazil

#### An Effective Strategy for Selective Hardening of Software 143

Felipe Restrepo-Calle, Sergio Cuenca-Asensi and Antonio Martínez-Álvarez. Universidad Nacional de Colombia, University of Alicante, Spain.

#### TMR Technique for Mutex Kernel Data Structures 149

Alejandro Velasco, Bartolomeo Montrucchio and Maurizio Rebaudengo. Politecnico di Torino, Italy.

### 11:40 - 12:40 Special Session 1

#### Radiation Facilities in Latin America

Chair: Raoul Velazco, TIMA, France

**Martin Alurralde** - Facilities for radiation effects characterization at the Tandem Laboratory (Argentina)

**Fabian Vargas** - FPGA tests using heavy ions, X-rays and electromagnetic compatibility  
**Marcilei Silveira** - New X-ray facility at LERI and general tests using alpha sources / Radiation tests using IEAv facilities

**Nilberto Medina** - São Paulo University Facilities to study SEE.

**12:40 - 14:00 Lunch**

**14:00 - 14:40 Invited Talk 3**

**Approximate Computing** 171

Alberto Bosio, LIRMM, France

Chair: Ernesto Sanchez, Politecnico di Torino, Italy

**14:40 - 15:40 Session 11**

**Fault injection techniques**

Chair: Fabian Vargas, PUCRS, Brazil

**On the Development of a High Level Fault Simulator for the Analysis of Performance Faults on Speculative Modules** 155

A. Florida, R. Margelli and Ernesto Sanchez. Politecnico di Torino, Italy.

**Evaluation of Fault Attack Detection on SRAM-based FPGAs** 161

Fabio Benevenuti and Fernanda Lima Kastensmidt. UFRGS, Brazil.

**Preliminary Results of NETFI-2: An Automatic Method for Fault Injection on HDL-Based Designs** 167

Alexandre Coelho, Miguel Solinas Jr, Juan Fraire, Nacer-Eddine Zergainoh, Raoul Velazco and Pablo Ferreyra. TIMA, France; Universidad Nacional de Córdoba, Argentina.

**15:40 - 16:00 Coffee Break**

**16:00 - 17:00 Invited Talk 4**

**STEM Robotics UMD** N/A

Miguel Angel González Palacios, Parque Científico de Innovación Social Corporación Universitaria Minuto de Dios, Colombia

Chair: Tiago Balen, UFRGS, Brazil

**17:00 Closing Remarks**

**General Chairs:**

Raoul Velazco  
TIMA, France

Yervant Zorian  
Synopsys, USA

**General Co-Chairs:**

Fabian Vargas  
PUCRS, Brazil

Victor Champac  
INAOE, Mexico

**Past General Chair:**

Letícia Bolzani Pöhls – PUCRS, Brazil

**Program Chairs:**

Ernesto Sanchez  
Politecnico di Torino, Italy

Tiago Balen  
UFRGS, Brazil

**Panel Co-Chair:**

Nacer Zergainoh – TIMA, France

**Special Session Co-Chairs:**

Said Hamdioui – Delft University of Technology, The Netherlands

Emanuel Simeu – TIMA/INPG Lab, France

**Tutorial Chair:**

Ramesh Karri, NYU – USA

**Publication Chair:**

Letícia Bolzani Pöhls – PUCRS, Brazil

**Publicity Chairs:**

Asia: Xiaoqing Wen - KYUTECH, Japan  
Brazil: Fernanda Kastensmidt – UFRGS, Brazil Latin  
Europe: Giorgio Di Natale – LIRMM, France  
Latin America: Carlos Silva Cardenas – PUCP, Peru  
North America: Adit Singh - Auburn University, USA

**Financial Chair:**

Lorena Garcia Posada – Universidad Sergio Arboleda, Colombia

**Local Chair:**

Martha Lucía Cano Morales – Pontificia Universidad Javeriana - Bogotá

**IEEE-CEDA Liaison:**

David Atienza – EPFL, Switzerland

**JETTA-Springer Liaison:**

Vishwani Agrawal – Auburn University, USA

**Steering Committee:**

Victor Champac – INAOE, Mexico  
José Lipovetzky – CNEA, Argentina  
Marcelo Lubaszewski – UFRGS and CEITEC S.A, Brazil  
Fabian Vargas – PUCRS, Brazil  
Raoul Velazco – TIMA Laboratories, France  
Yervant Zorian – Synopsys, USA