
Silicon Compatible Materials, Processes, and Technologies for Advanced Integrated Circuits and Emerging Applications

Editors:

F. Roozeboom

Eindhoven University
Eindhoven, The Netherlands

D.-L. Kwong

TInstitute of Microelectronics
Singapore

P. J. Timans

Mattson Technology Inc.
Fremont, California, USA

E. P. Gusev

Qualcomm MEMS Technologies
San Jose, California, USA

H. Iwai

Tokyo Institute of Technology
Meguro, Tokyo

M. C. Öztürk

North Carolina State University
Raleigh, North Carolina, USA

V. Narayanan

IBM T.J. Watson Research Center
Yorktown Heights, New York, USA

Sponsoring Divisions:



Electronics and Photonics



Dielectric Science & Technology



Published by

The Electrochemical Society

65 South Main Street, Building D
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

www.electrochem.org

ecstransactions™

Vol. 35, No. 2

Copyright 2011 by The Electrochemical Society.
All rights reserved.

This book has been registered with Copyright Clearance Center.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:

The Electrochemical Society
65 South Main Street
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902
Fax 609.737.2743
e-mail: ecs@electrochem.org
Web: www.electrochem.org

ISSN 1938-6737 (online)
ISSN 1938-5862 (print)
ISSN 2151-2051 (cd-rom)

ISBN 978-1-56677-863-3 (Hardcover)
ISBN 978-1-60768-213-4 (PDF)

Printed in the United States of America.

ECS Transactions, Volume 35, Issue 2

Silicon Compatible Materials, Processes, and Technologies for Advanced Integrated Circuits and Emerging Applications

Table of Contents

Preface *iii*

**Chapter 1
New Materials and Processes**

Nanobonding for Multi-Junction Solar Cells at Room Temperature <i>T. Yu, M. R. Howlader, F. Zhang, and M. Bakr</i>	3
Potential of a Sensitive Silicon Mechanical Stress Sensor Based on a Change in Gate-Induced-Drain Leakage Current <i>W. S. Lau, P. Yang, V. Ho, S. Siah, and L. Chan</i>	11
Green Laser Crystallization of GeSi Thin Films and Dopant Activation <i>B. Rangarajan, I. Brunets, P. Oesterlin, A. Y. Kovalgin, and J. Schmitz</i>	17
Germanium Fin Structure Optimization for Future MugFET and FinFET Applications <i>M. Shayesteh, R. Duffy, B. McCarthy, A. Blake, M. White, J. Scully, R. Yu, V. Djara, M. Schmidt, N. Petkov, and A. Kelleher</i>	27
Catalytic CVD Growth of Nanomaterials for Advanced Interconnects: Si Nanowires and Few Graphene Layers/Carbon-Nanotubes Composites <i>V. Jousseume and V. T. Renard</i>	35
(Keynote) Progress, Opportunities and Challenges for Beyond CMOS Information Processing Technologies <i>G. Bourianoff and D. Nikonov</i>	43
(Invited) Single-Digit Nanofabrication Routes for Tailoring and Assembling Graphene into Functional Nanostructures and Devices <i>X. Liang, D. L. Olynick, S. Cabrini, and J. Bokor</i>	55

Chapter 2 3-D and BEOL Integration

3D MOSCAP Vehicle for Electrical Characterization of Sidewall Dielectrics for 3D Monolithic Integration <i>B. Wood, B. McDougall, O. Chan, A. Dent, C. Ni, R. Hung, H. Chen, P. Xu, P. Nguyen, M. Okazaki, D. Mao, X. Xu, R. Ramiraz, M. Cai, M. Jin, W. Lee, A. Noori, M. Shek, and C. Chang</i>	69
(Invited) 3D Integration in Silicon Technology <i>M. G. Farooq</i>	83
Sub-Atmospheric Chemical Vapor Deposition of SiO ₂ for Dielectric Layers in High Aspect Ratio TSVs <i>M. Lisker, S. Marschmeyer, M. Kaynak, and I. Tekin</i>	95
Stress Characterization of Tungsten-Filled Through Silicon via Arrays Using Very High Resolution Multi-Wavelength Raman Spectroscopy <i>J. Gambino, D. Vanslette, B. Webb, C. Luce, T. Ueda, T. Ishigaki, K. Kang, and W. Yoo</i>	105
Direct Copper Electrochemical Deposition on Ru-Based Substrates for Advanced Interconnects Target 30 nm and 1/2 Pitch Lines: From Coupon to Full-Wafer Experiments <i>S. Armini, S. Demuyneck, Z. El-mekki, J. Swerts, M. Nagar, A. Radisic, N. Heylen, G. Beyer, L. Leunissen, and P. Vereecken</i>	117
Room Temperature Copper Seed Layer Deposition by Plasma-Enhanced Atomic Layer Deposition <i>J. Mao, E. Eisenbraun, V. Omarjee, A. Korolev, and C. Dussarrat</i>	125
High Rate Copper Isotropic Wet Chemical Etching <i>S. T. Mayer</i>	133
Edge Bonding Void Free Low Temperature Oxide-Oxide Direct Bonding Process <i>A. Castex, M. Broekaart, S. Thieffry, K. Landry, R. Fontanière, and C. Lagahe</i>	145
Die/Wafer Sub-Micron Alignment Strategies for Semiconductor Device Integration <i>L. Shea-Rohwer, J. E. Martin, and D. Chu</i>	153

Chapter 3

Junctions and Contacts

Comparison of Boron Diffusion in Silicon during the Formation of Shallow p ⁺ /n Junction with KrF and Green Laser Annealing <i>S. Aid, S. Matsumoto, G. Fuse, and S. Sakuragi</i>	165
(Invited) Recent Developments in Ion Implantation <i>A. Renau</i>	173
Problems of N-type Doped Regions in Germanium, their Solutions, and How to Beat the ITRS Roadmap <i>R. Duffy, M. Shayesteh, M. White, J. Kearney, and A. Kelleher</i>	185
(Invited) Advances in Si and Ge Millisecond Processing: From SOI to Superconductivity and Carrier-Mediated Ferromagnetism <i>W. Skorupa</i>	193
Evaluation of Very High Resolution Multi-Wavelength Raman Spectroscopy for In-Line Characterization of Patterned Epitaxial Si _{1-x} Ge _x Layers on Si(100) Wafers <i>V. Vartanian, T. Ueda, T. Ishigaki, K. Kang, and W. Yoo</i>	205
(Invited) Site-Specific and High-Spatial-Resolution Scanning Spreading Resistance Microscopy and Its Applications in Si Technology <i>L. Zhang, M. Koike, and S. Takeno</i>	213
Si CMOS Contacts to III-V Materials for Monolithic Integration of III-V and Si Devices <i>N. Y. Pacella, M. T. Bulsara, and E. A. Fitzgerald</i>	225

Chapter 4

MOS Gate Stacks and Related Devices

(Invited) Vanadium Oxide as a Memory Material <i>I. P. Radu, K. Martens, S. Mertens, C. Adelman, X. Shi, H. Tielens, M. Schaeckers, G. Pourtois, S. Van Elshocht, S. De Gendt, M. Heyns, and J. A. Kittl</i>	233
Effect of HfO ₂ Crystallinity on Device Characteristics and Reliability for ReRAM <i>J. Kim, M. Joo, J. Yoo, T. Youn, S. Kim, W. Kim, J. Kim, J. Roh, and S. Park</i>	245

Material and Electrical Properties of Hole-Trapping Memory Capacitors Composed of nc-ITO Embedded ZrHfO High-k Films <i>C. Lin and Y. Kuo</i>	249
Enhanced Data Retention Characteristic on SOHOS-Type Nonvolatile Flash Memory with CF ₄ -Plasma-Induced Deep Electron Trap Level <i>C. Hsieh, Y. Chen, W. Lin, G. Lin, and J. Lou</i>	257
(Invited) Impact of Stacked AlON/SiO ₂ Gate Dielectrics for SiC Power Devices <i>H. Watanabe, T. Kirino, Y. Uenishi, A. Chanthaphan, A. Yoshigoe, Y. Teraoka, S. Mitani, Y. Nakano, T. Nakamura, T. Hosoi, and T. Shimura</i>	265
Pr ₃ Si ₆ N ₁₁ /Si ₃ N ₄ Stacked High-k Gate Dielectrics with High Quality Ultrathin Si ₃ N ₄ Interfacial Layers <i>T. Ohmi, H. Wakamatsu, and A. Teramoto</i>	275
(Invited) Band-Edge Effective Work Functions by Controlling HfO ₂ /TiN Interfacial Composition for Gate-Last CMOS <i>C. Hinkle, R. Galatage, R. Chapman, E. Vogel, H. N. Alshareef, C. Freeman, E. Wimmer, H. Niimi, A. Li-Fatou, J. Chambers, and J. Shaw</i>	285
Fabrication and Electrical Characterization of High-k LaGdO ₃ Thin Films and Field Effect Transistors <i>S. P. Pavunny, R. Thomas, T. Kalkur, J. Schubert, E. Fachini, and R. S. Katiyar</i>	297
Effects of Metal Layer Insertion on EOT Scaling in TiN/Metal/La ₂ O ₃ /Si High-k Gate Stacks <i>P. Ahmet, D. Kitayama, T. Kaneda, T. Suzuki, T. Koyanagi, M. Kouda, M. Mamatrishat, T. Kawanago, K. Kakushima, K. Tsutsui, A. Nishiyama, N. Sugii, K. Natori, T. Hattori, and H. Iwai</i>	305
Improvement on Electrical Characteristics of HfO ₂ MIS Capacitor with Dual Plasma Treatment <i>K. Chang, T. Chang, and H. Chen</i>	309

Chapter 5 MEMS and Other Devices

(Invited) MEMS on LSI <i>M. Esashi and S. Tanaka</i>	319
---	-----

(Invited) CMOS MEMS Integration <i>G. K. Fedder</i>	331
Investigation of Indium Diffusion into Solution-Processed Oxide TFTs with ZTO Active Layer and IZO Source/Drain Electrodes <i>Y. Kim, J. Lee, Y. Lee, S. Cho, Y. Kim, and M. Han</i>	341
Formation of Ordered Silicon Nano-Textures Suitable for Field Emission Applications <i>H. Malekpour, M. Mehran, and S. Mohajerzadeh</i>	347
The Effect of Self Assembled Monolayer(SAM) on the Back Interface of a-IGZO TFT <i>S. Cho, Y. Lee, J. Lee, K. Jo, D. Kim, B. Kim, and M. Han</i>	353
Author Index	361