Silicon Compatible Materials, Processes, and Technologies for Advanced Integrated Circuits and Emerging Applications

Editors:

F. Roozeboom
Eindhoven University
Eindhoven, The Netherlands

D.-L. Kwong
TInstitute of Microelectronics
Singapore

P. J. Timans
Mattson Technology Inc.
Fremont, California, USA

E. P. Gusev
Qualcomm MEMS Technologies
San Jose, California, USA

H. Iwai
Tokyo Institute of Technology
Meguro, Tokyo

M. C. Öztürk
North Carolina State University
Raleigh, North Carolina, USA

V. Narayanan
IBM T.J. Watson Research Center
Yorktown Heights, New York, USA

Sponsoring Divisions:

Electronics and Photonics

Dielectric Science & Technology

Published by
The Electrochemical Society
65 South Main Street, Building D
Pennington, NJ 08534-2839, USA
tel 609 737 1902
fax 609 737 2743
www.electrochem.org

ecs transactions ™

Vol. 35, No. 2

Copyright 2011 by The Electrochemical Society.
All rights reserved.

This book has been registered with Copyright Clearance Center.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:

The Electrochemical Society
65 South Main Street
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902
Fax 609.737.2743
e-mail: ecs@electrochem.org
Web: www.electrochem.org

ISSN 1938-6737 (online)
ISSN 1938-5862 (print)
ISSN 2151-2051 (cd-rom)

ISBN 978-1-56677-863-3 (Hardcover)
ISBN 978-1-60768-213-4 (PDF)

Printed in the United States of America.

ECS Transactions, **Volume 35, Issue 2**
Silicon Compatible Materials, Processes, and Technologies for Advanced Integrated Circuits and Emerging Applications

Table of Contents

Preface *iii*

Chapter 1
New Materials and Processes

Nanobonding for Multi-Junction Solar Cells at Room Temperature 3
T. Yu, M. R. Howlader, F. Zhang, and M. Bakr

Potential of a Sensitive Silicon Mechanical Stress Sensor Based on a Change in Gate-Induced-Drain Leakage Current 11
W. S. Lau, P. Yang, V. Ho, S. Siah, and L. Chan

Green Laser Crystallization of GeSi Thin Films and Dopant Activation 17
B. Rangarajan, I. Brunets, P. Oesterlin, A. Y. Kovalgin, and J. Schmitz

Germanium Fin Structure Optimization for Future MugFET and FinFET Applications 27
M. Shayesteh, R. Duffy, B. McCarthy, A. Blake, M. White, J. Scully, R. Yu, V. Djara, M. Schmidt, N. Petkov, and A. Kelleher

Catalytic CVD Growth of Nanomaterials for Advanced Interconnects: Si Nanowires and Few Graphene Layers/Carbon-Nanotubes Composites 35
V. Jousseaume and V. T. Renard

(Keynote) Progress, Opportunities and Challenges for Beyond CMOS Information Processing Technologies 43
G. Bourianoff and D. Nikonov

(Invited) Single-Digit Nanofabrication Routes for Tailoring and Assembling Graphene into Functional Nanostructures and Devices 55
X. Liang, D. L. Olynick, S. Cabrini, and J. Bokor

Chapter 2
3-D and BEOL Integration

3D MOSCAP Vehicle for Electrical Characterization of Sidewall Dielectrics for 3D Monolithic Integration — 69
B. Wood, B. McDougall, O. Chan, A. Dent, C. Ni, R. Hung, H. Chen, P. Xu, P. Nguyen, M. Okazaki, D. Mao, X. Xu, R. Ramiraz, M. Cai, M. Jin, W. Lee, A. Noori, M. Shek, and C. Chang

(Invited) 3D Integration in Silicon Technology — 83
M. G. Farooq

Sub-Atmospheric Chemical Vapor Deposition of SiO_2 for Dielectric Layers in High Aspect Ratio TSVs — 95
M. Lisker, S. Marschmeyer, M. Kaynak, and I. Tekin

Stress Characterization of Tungsten-Filled Through Silicon via Arrays Using Very High Resolution Multi-Wavelength Raman Spectroscopy — 105
J. Gambino, D. Vanslette, B. Webb, C. Luce, T. Ueda, T. Ishigaki, K. Kang, and W. Yoo

Direct Copper Electrochemical Deposition on Ru-Based Substrates for Advanced Interconnects Target 30 nm and 1/2 Pitch Lines: From Coupon to Full-Wafer Experiments — 117
S. Armini, S. Demuynck, Z. El-mekki, J. Swerts, M. Nagar, A. Radisic, N. Heylen, G. Beyer, L. Leunissen, and P. Vereecken

Room Temperature Copper Seed Layer Deposition by Plasma-Enhanced Atomic Layer Deposition — 125
J. Mao, E. Eisenbraun, V. Omarjee, A. Korolev, and C. Dussarrat

High Rate Copper Isotropic Wet Chemical Etching — 133
S. T. Mayer

Edge Bonding Void Free Low Temperature Oxide-Oxide Direct Bonding Process — 145
A. Castex, M. Broekaart, S. Thieffry, K. Landry, R. Fontanière, and C. Lagahe

Die/Wafer Sub-Micron Alignment Strategies for Semiconductor Device Integration — 153
L. Shea-Rohwer, J. E. Martin, and D. Chu

Chapter 3
Junctions and Contacts

Comparison of Boron Diffusion in Silicon during the Formation of Shallow p^+/n Junction with KrF and Green Laser Annealing 165
S. Aid, S. Matsumoto, G. Fuse, and S. Sakuragi

(Invited) Recent Developments in Ion Implantation 173
A. Renau

Problems of N-type Doped Regions in Germanium, their Solutions, and How to Beat the ITRS Roadmap 185
R. Duffy, M. Shayesteh, M. White, J. Kearney, and A. Kelleher

(Invited) Advances in Si and Ge Millisecond Processing: From SOI to Superconductivity and Carrier-Mediated Ferromagnetism 193
W. Skorupa

Evaluation of Very High Resolution Multi-Wavelength Raman Spectroscopy for In-Line Characterization of Patterned Epitaxial $Si_{1-x}Ge_x$ Layers on Si(100) Wafers 205
V. Vartanian, T. Ueda, T. Ishigaki, K. Kang, and W. Yoo

(Invited) Site-Specific and High-Spatial-Resolution Scanning Spreading Resistance Microscopy and Its Applications in Si Technology 213
L. Zhang, M. Koike, and S. Takeno

Si CMOS Contacts to III-V Materials for Monolithic Integration of III-V and Si Devices 225
N. Y. Pacella, M. T. Bulsara, and E. A. Fitzgerald

Chapter 4
MOS Gate Stacks and Related Devices

(Invited) Vanadium Oxide as a Memory Material 233
I. P. Radu, K. Martens, S. Mertens, C. Adelmann, X. Shi, H. Tielens, M. Schaekers, G. Pourtois, S. Van Elshocht, S. De Gendt, M. Heyns, and J. A. Kittl

Effect of HfO_2 Crystallinity on Device Characteristics and Reliability for ReRAM 245
J. Kim, M. Joo, J. Yoo, T. Youn, S. Kim, W. Kim, J. Kim, J. Roh, and S. Park

Material and Electrical Properties of Hole-Trapping Memory Capacitors Composed of nc-ITO Embedded ZrHfO High-k Films 249
C. Lin and Y. Kuo

Enhanced Data Retention Characteristic on SOHOS-Type Nonvolatile Flash Memory with CF_4-Plasma-Induced Deep Electron Trap Level 257
C. Hsieh, Y. Chen, W. Lin, G. Lin, and J. Lou

(Invited) Impact of Stacked AlON/SiO_2 Gate Dielectrics for SiC Power Devices 265
H. Watanabe, T. Kirino, Y. Uenishi, A. Chanthaphan, A. Yoshigoe, Y. Teraoka, S. Mitani, Y. Nakano, T. Nakamura, T. Hosoi, and T. Shimura

$Pr_3Si_6N_{11}$/Si_3N_4 Stacked High-k Gate Dielectrics with High Quality Ultrathin Si_3N_4 Interfacial Layers 275
T. Ohmi, H. Wakamatsu, and A. Teramoto

(Invited) Band-Edge Effective Work Functions by Controlling HfO_2/TiN Interfacial Composition for Gate-Last CMOS 285
C. Hinkle, R. Galatage, R. Chapman, E. Vogel, H. N. Alshareef, C. Freeman, E. Wimmer, H. Niimi, A. Li-Fatou, J. Chambers, and J. Shaw

Fabrication and Electrical Characterization of High-k $LaGdO_3$ Thin Films and Field Effect Transistors 297
S. P. Pavunny, R. Thomas, T. Kalkur, J. Schubert, E. Fachini, and R. S. Katiyar

Effects of Metal Layer Insertion on EOT Scaling in TiN/Metal/La_2O_3/Si High-k Gate Stacks 305
P. Ahmet, D. Kitayama, T. Kaneda, T. Suzuki, T. Koyanagi, M. Kouda, M. Mamatrishat, T. Kawanago, K. Kakushima, K. Tsutsui, A. Nishiyama, N. Sugii, K. Natori, T. Hattori, and H. Iwai

Improvement on Electrical Characteristics of HfO_2 MIS Capacitor with Dual Plasma Treatment 309
K. Chang, T. Chang, and H. Chen

Chapter 5
MEMS and Other Devices

(Invited) MEMS on LSI 319
M. Esashi and S. Tanaka

(Invited) CMOS MEMS Integration 331
G. K. Fedder

Investigation of Indium Diffusion into Solution-Processed Oxide TFTs with ZTO Active Layer and IZO Source/Drain Electrodes 341
Y. Kim, J. Lee, Y. Lee, S. Cho, Y. Kim, and M. Han

Formation of Ordered Silicon Nano-Textures Suitable for Field Emission Applications 347
H. Malekpour, M. Mehran, and S. Mohajerzadeh

The Effect of Self Assembled Monolayer(SAM) on the Back Interface of a-IGZO TFT 353
S. Cho, Y. Lee, J. Lee, K. Jo, D. Kim, B. Kim, and M. Han

Author Index 361