
Advanced Semiconductor-on-Insulator Technology and Related Physics 15

Editors:**Y. Omura**

Kansai University
Osaka, Japan

H. Ishii

Toyohashi University of Technology
Aichi, Japan

B.-Y. Nguyen

SOITEC
Peabody, Massachusetts, USA

S. Selberherr

Technische Universität Wien
Wien, Austria

F. Gámiz

University of Granada
Granada, Spain

J. A. Martino

University of São Paulo
São Paulo, Brazil

J.-P. Raskin

Université Catholique de Louvain
Louvain-la-Neuve, Belgium

Sponsoring Division:

Electronics and Photonics



Published by

The Electrochemical Society

65 South Main Street, Building D
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

www.electrochem.org

ecs transactions™

Vol. 35, No. 5

Copyright 2011 by The Electrochemical Society.
All rights reserved.

This book has been registered with Copyright Clearance Center.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:

The Electrochemical Society
65 South Main Street
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902
Fax 609.737.2743
e-mail: ecs@electrochem.org
Web: www.electrochem.org

ISSN 1938-6737 (online)
ISSN 1938-5862 (print)
ISSN 2151-2051 (cd-rom)

ISBN 978-1-56677-866-4 (Hardcover)
ISBN 978-1-60768-216-5 (PDF)

Printed in the United States of America.

Table of Contents

Preface	iii
---------	-----

Chapter 1 Opening and Plenary-1

Silicon Spintronics: Challenges and Perspectives <i>J. Fabian</i>	3
--	---

Chapter 2 Plenary-2

Trends and Challenges in Si and Hetero-Junction Tunnel Field Effect Transistors <i>C. Claeys, D. Leonelli, R. Rooyackers, A. Vandooren, A. Verhulst, M. Heyns, G. Groeseneken, and S. De Gendt</i>	15
--	----

Chapter 3 Materials-1

SiGe and Ge on Insulator Wafers <i>N. Daval, C. Figuet, C. Aulnette, D. Landru, C. Drazek, K. K. Bourdelle, E. Guiot, F. Letertre, B. Nguyen, and C. Mazure</i>	29
Au-Catalyst Induced Low Temperature (~ 250 °C) Layer Exchange Crystallization for SiGe On Insulator <i>J. Park, M. Kurosawa, N. Kawabata, M. Miyao, and T. Sadoh</i>	39
Strain Nano-Engineering: SSOI as a Playground <i>O. Moutanabbir, A. Hähnel, M. Reiche, W. Erfurth, A. Tarun, N. Hayazawa, S. Kawata, F. Naumann, and M. Petzold</i>	43
Lateral-Liquid Phase Epitaxy of (101) Ge-On-Insulator from Si Template by Metal-Induced Crystallization <i>M. Kurosawa, N. Kawabata, R. Kato, T. Sadoh, and M. Miyao</i>	51

Growth-Direction Dependent Rapid-Melting-Growth of Ge-On-Insulator (GOI) and its Application to Ge Mesh-Growth	55
<i>H. Yokoyama, Y. Ohta, K. Toko, T. Sadoh, and M. Miyao</i>	

Chapter 4 Electron Device Physics-1

A Simulation Comparison between Junctionless and Inversion-Mode MuGFETs	63
<i>J. Colinge, A. Kranti, R. Yan, I. Ferain, N. Dehdashti Akhavan, P. Razavi, C. Lee, R. Yu, and C. Colinge</i>	
Comparative Study of Random Telegraph Noise in Junctionless and Inversion-Mode MuGFETs	73
<i>A. Nazarov, C. Lee, A. Kranti, I. Ferain, R. Yan, N. Dehdashti Akhavan, P. Razavi, R. Yu, and J. Colinge</i>	
Hysteresis Effects in FinFETs with ONO Buried Insulator	79
<i>S. Chang, M. Bawedin, W. Xiong, J. Lee, and S. Cristoloveanu</i>	
Scaling Scheme and Performance Perspective of Cross-Current Tetrode (XCT) SOI MOSFET for Future Ultra-Low Power Applications	85
<i>Y. Omura, K. Fukuchi, D. Ino, and O. Hayashi</i>	

Chapter 5 Characterization-1

Novel SOI Structures and Characterization Strategy	93
<i>S. Cristoloveanu</i>	
Evaluation of Interface Trap Density in Advanced SOI MOSFETs	103
<i>M. Bawedin, S. Cristoloveanu, S. Chang, M. Valenza, F. Martinez, and J. Lee</i>	

Chapter 6 Poster Session

Humidity Effects on Substrate Bonding for Silicon-On-Glass	111
<i>A. Usenko</i>	
Subband Structure Engineering in Silicon-On-Insulator FinFETs Using Confinement	117
<i>Z. Stanojevic, V. Sverdlov, and S. Selberherr</i>	

Single Crystal Silicon Thin Film on Polymer Substrate by Double Layer Transfer Method	123
---	-----

J. Senawiratne and A. Usenko

Zero Temperature Coefficient of Current Gain Cutoff Frequency and Maximum Oscillation Frequency for Various SOI and Si Bulk MOSFETs	129
---	-----

M. Emam, D. Vahoenacker-Janvier, and J. Raskin

Research of SOI Microelectromechanical Sensors with a Monolithic Tensoframe for High-Temperature Pressure Transducers	135
---	-----

L. V. Sokolov

Chapter 7 Electron Device Physics-2

Global and/or Local Strain Influence on p- and n MuGFET Analog Performance	145
--	-----

P. G. Agopian, J. A. Martino, E. Simoen, and C. Claeys

Fin Pitch Impact on Biaxial/Uniaxial Strain Engineering of Triple-Gate Devices	151
--	-----

M. Rodrigues, V. Sonnenberg, J. A. Martino, N. Collaert, E. Simoen, and C. Claeys

Transport Properties of 3D Vertically Stacked SiGe and SiGeC Nanowires	157
--	-----

A. El Hajj Diab, E. Saracco, I. Ionica, C. Bonafos, J. Damlencourt, and S. Cristoloveanu

FISH SOI MOSFET: An Evolution of the Diamond SOI Transistor for Digital ICs Applications	163
--	-----

S. P. Gimenez and D. M. Alati

Nonlinear Properties of Si Based Substrates for Wireless Systems and SoC Integration	169
--	-----

C. Roda Neve and J. Raskin

Chapter 8 Devices and Circuits

FDSOI Process Technology for Subthreshold-Operation Ultra-Low-Power Electronics	179
---	-----

S. A. Vitale, P. W. Wyatt, N. Checka, J. Kedzierski, and C. L. Keast

An Analytical Model for the Non-Linearity of Triple Gate SOI MOSFETs <i>R. T. Doria, J. A. Martino, E. Simoen, C. Claeys, and M. A. Pavanello</i>	189
--	-----

New Capacitorless Dynamic Memory Compatible with SOI and Bulk CMOS <i>N. Rodriguez, F. Gamiz, and S. Cristoloveanu</i>	195
---	-----

Radiation-Induced Pulse Noise in SOI CMOS Logic <i>D. Kobayashi, K. Hirose, H. Ikeda, and H. Saito</i>	201
---	-----

Chapter 9 MEMS and Photonics-1

A Tunable Color Filter Using Sub-Micron Grating Integrated with Electrostatic Actuator Mechanism <i>H. Miyao, K. Takahashi, M. Ishida, and K. Sawada</i>	213
---	-----

Chapter 10 MEMS and Photonics-2

Nanomechanical Testing of Free-Standing Monocrystalline Silicon Beams <i>U. K. Bhaskar, S. Houri, V. Passi, T. Pardoen, and J. Raskin</i>	221
--	-----

Silicon Photonics Devices Based on SOI Structures <i>S. Itabashi, K. Yamada, H. Fukuda, T. Tsuchizawa, T. Watanabe, H. Shinohjima, H. Nishi, R. Takahashi, Y. Ishikawa, and K. Wada</i>	227
--	-----

Chapter 11 Materials and Characterization-2

Ultra-Thin Film SOI/BOX Substrate Development, Its Application and Readiness <i>W. Schwarzenbach, X. Cauchy, O. Bonnin, N. Daval, C. Aulnette, C. Girard, B. Nguyen, and C. Maleville</i>	239
--	-----

Performance of SOI MOSFETs with Ultra-Thin Body and Buried-Oxide <i>A. Ohata, Y. Bae, S. Cristoloveanu, C. Fenouillet-Beranger, P. Perreau, and O. Faynot</i>	247
--	-----

TiN/HfSiON for Analog Applications of nMuGFETs <i>M. Rodrigues, M. Galeti, J. A. Martino, N. Collaert, E. Simoen, and C. Claeys</i>	253
--	-----

X-ray Radiation Effects in Circular-Gate Transistors <i>K. H. Cirne, M. Silveira, J. A. De Lima, L. E. Seixas Jr., and S. P. Gimenez</i>	259
---	-----

Chapter 12 **Nanoscale Simulations**

Thermoelectric Properties of Silicon-On-Insulator Nanostructures <i>Z. Aksamija and I. Knezevic</i>	267
Properties of Silicon Ballistic Spin Fin-Based Field-Effect Transistors <i>D. Osintsev, V. Sverdlov, Z. Stanojevic, A. Makarov, J. Weinbub, and S. Selberherr</i>	277
The Roles of the Electric Field and the Density of Carriers in the Improved Output Conductance of Junctionless Nanowire Transistors <i>R. T. Doria, M. A. Pavanello, R. D. Trevisoli, M. de Souza, C. Lee, I. Ferain, N. Dehdashti Akhavan, R. Yan, P. Razavi, R. Yu, A. Kranti, and J. Colinge</i>	283

Stress Relaxation Empirical Model for Biaxially Strained Triple-Gate Devices <i>R. D. Trevisoli, J. A. Martino, E. Simoen, C. Claeys, and M. A. Pavanello</i>	289
Transport-Confining Multi-Barrier FETs: A New Paradigm for Low-Leakage High On-Current Transistors <i>A. Afzalian and D. Flandre</i>	295

Chapter 13 **Device Physics and Technology**

Numerical Modeling of Noise and Transport in SOI Devices <i>B. Meinerzhagen, A. Pham, S. Hong, and C. Jungemann</i>	303
Functionalization of Silicon Nanowires for Specific Sensing <i>V. Passi, E. Dubois, C. Celle, S. Clavaguera, J. Simonato, and J. Raskin</i>	313
Ultra Low Power 3-D Flow Meter in Monolithic SOI Technology <i>N. Andre, B. Rue, G. Scheen, L. A. Francis, D. Flandre, and J. Raskin</i>	319
Performance of Ultra-Low-Power SOI CMOS Diodes Operating at Low Temperatures <i>M. de Souza, B. Rue, D. Flandre, and M. A. Pavanello</i>	325
Author Index	331