

# **2017 22nd IEEE European Test Symposium (ETS 2017)**

**Limassol, Cyprus  
22 – 26 May 2017**



**IEEE Catalog Number: CFP17216-POD  
ISBN: 978-1-5090-5458-9**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17216-POD
ISBN (Print-On-Demand):	978-1-5090-5458-9
ISBN (Online):	978-1-5090-5457-2
ISSN:	1530-1877

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

<b>DETECTION OF RESISTIVE OPEN AND SHORT DEFECTS IN FDSOI UNDER DELAY-BASED TEST: OPTIMAL <math>V_{DD}</math> AND BODY BIASING CONDITIONS</b> .....	1
<i>Amit Karel, Florence Azais, Mariane Comte, Jean-Marc Galliere, Michel Renovell, Keshav Singh</i>	
<b>MITIGATING READ &amp; WRITE ERRORS IN STT-MRAM MEMORIES UNDER DVS</b> .....	3
<i>Elena Ioana Vatajelu, Rosa Rodriguez-Montanes , Michel Renovell , Joan Figueras</i>	
<b>EXTENSION OF POWER SUPPLY IMPEDANCE EMULATION METHOD ON ATE FOR MULTIPLE POWER DOMAIN</b> .....	5
<i>Naoki Terao, Toru Nakura, Masahiro Ishida, Rimon Ikeno, Takashi Kusaka, Tetsuya Iizuka, Kunihiro Asada</i>	
<b>AUTOMATED AREA AND COVERAGE OPTIMIZATION OF MINIMAL LATENCY CHECKERS</b> .....	7
<i>Siavoosh Payandeh Azad, Behrad Niazmand, Apneet Kaur Sandhu, Jaan Raik, Gert Jervan, Thomas Hollstein</i>	
<b>A HOMOGENEOUS FRAMEWORK FOR AMS LANGUAGES INSTRUMENTATION, ABSTRACTION AND SIMULATION</b> .....	9
<i>Enrico Fraccaroli, Luca Piccolboni, Franco Fummi</i>	
<b>INTEGRATED CIRCUITS' CHARACTERIZATION FOR NONNORMAL DATA IN SEMICONDUCTOR QUALITY ANALYSIS</b> .....	11
<i>Ingrid Kovacs, Marina Topa, Andi Buzo, Georg Pelz</i>	
<b>DESIGN OF A SINUSOIDAL SIGNAL GENERATOR WITH CALIBRATED HARMONIC CANCELLATION FOR MIXED-SIGNAL BIST IN A 28 NM FDSOI TECHNOLOGY</b> .....	13
<i>Hani Malloug, Manuel Barragan, Salvador Mir, Laurent Basteres, Herve Le Gall</i>	
<b>AUTOMATIC TESTING OF ANALOG ICS FOR LATENT DEFECTS USING TOPOLOGY MODIFICATION</b> .....	19
<i>Nektar Xama, Anthony Coyette, Baris Esen, Wim Dobbelaere, Ronny Vanhooren, Georges Gielen</i>	
<b>CONTACT-LESS NEAR-FIELD MEASUREMENT OF RF PHASED ARRAY MISMATCHES</b> .....	25
<i>Maryam Shafiee, Sule Ozev</i>	
<b>EXPLOITING STT-MRAM FOR APPROXIMATE COMPUTING</b> .....	31
<i>Nour Sayed, Fabian Oboril, Azadeh Shirvanian, Rajendra Bishnoi, Mehdi Tahoori</i>	
<b>REAL-TIME SELF-LEARNING FOR CONTROL LAW ADAPTATION IN NONLINEAR SYSTEMS USING ENCODED CHECK STATES</b> .....	37
<i>Suvadeep Banerjee, Abhijit Chatterjee</i>	
<b>ROUT3D: A LIGHTWEIGHT ADAPTIVE ROUTING ALGORITHM FOR TOLERATING FAULTY VERTICAL LINKS IN 3D-NOCS</b> .....	43
<i>Amir Charif, Nacer-Eddine Zergainoh, Alexandre Coelho, Michael Nicolaidis</i>	
<b>ISO26262-COMPLIANT SOFT ERROR MITIGATION IN MEMORY BANKS</b> .....	49
<i>Jan Schat</i>	
<b>PERIODIC BIAS-TEMPERATURE INSTABILITY MONITORING IN SRAM CELLS</b> .....	51
<i>Yiorgos Tsiatouhas</i>	
<b>MIXED-SIGNAL BIST COMPUTATION OFFLOADING USING IEEE 1687</b> .....	53
<i>Michele Portolan, Manuel Barragan, Rshdee Alhakim, Salvador Mir</i>	
<b>IMPACT OF THE SWITCHING ACTIVITY ON THE AGING OF DELAY PUFs</b> .....	55
<i>Naghmeb Karimi, Jean-Luc Danger, Mariem Slimani, Sylvain Guilley</i>	
<b>DERIVATION OF THE RELIABILITY METRIC FOR DIGITAL CIRCUITS</b> .....	57
<i>Mohamed Abufalgha, Alex Bystrov</i>	
<b>A VERY LOW COST AND HIGHLY PARALLEL DFT METHOD FOR ANALOG AND MIXED-SIGNAL CIRCUITS</b> .....	59
<i>Baris Esen, Anthony Coyette, Nektar Xama, Wim Dobbelaere, Ronny Vanhooren, Georges Gielen</i>	
<b>PROBABILISTIC SENSITIZATION ANALYSIS FOR VARIATION-AWARE PATH DELAY FAULT TEST EVALUATION</b> .....	61
<i>Marcus Wagner, Hans-Joachim Wunderlich</i>	
<b>BRIDGE OVER TROUBLED WATERS: CRITICAL AREA BASED PATTERN GENERATION</b> .....	67
<i>Peter Maxwell, Friedrich Hapke, Maija Rynanen, Peter Weseloh</i>	
<b>AGING-AWARE CODING SCHEME FOR MEMORY ARRAYS</b> .....	73
<i>Mohammad Saber Golanbari, Nour Sayed, Mojtaba Ebrahimi, Mohammad Hadi Moshrefpour Esfahany, Saman Kiamehr, Mehdi Tahoori</i>	
<b>ROM FAULT DIAGNOSIS FOR <math>O(N^2)</math> TEST ALGORITHMS</b> .....	79
<i>Artur Pogiel, Janusz Rajski, Jerzy Tyszer</i>	

<b>COUNTERACTING MALICIOUS FAULTS IN CRYPTOGRAPHIC CIRCUITS</b> .....	85
<i>Ilia Polian, Francesco Regazzoni</i>	
<b>MULTIPLE-DEFECT DIAGNOSIS FOR LOGIC CHARACTERIZATION VEHICLES</b> .....	95
<i>Benjamin Niewenhuis, Soumya Mittal, R. D. Blanton</i>	
<b>DATA-DRIVEN FAULT DIAGNOSIS WITH MISSING SYNDROMES IMPUTATION FOR FUNCTIONAL TEST THROUGH CONDITIONAL SPECIFICATION</b> .....	101
<i>Tong Guan, Zhaobo Zhang, Wen Dong, Chunming Qiao, Xinli Gu</i>	
<b>REFRESH FREQUENCY REDUCTION OF DATA STORED IN SSDS BASED ON A-TIMER AND TIMESTAMPS</b> .....	107
<i>Marcelino Seif, Emna Farjallah, Franck Badets, Christophe Layer, Emna Chabchoub, Jean-marc Armani, Francis Joffre, Costin Anghel, Luigi Dilillo, Valentin Gherman</i>	
<b>ONLINE PROFILING FOR CLUSTER-SPECIFIC VARIABLE RATE REFRESHING IN HIGH-DENSITY DRAM SYSTEMS</b> .....	113
<i>Rasool Sharifi, Zainalabedin Navabi</i>	
<b>SECURITY AND TRUST IN THE ANALOG/MIXED-SIGNAL/RF DOMAIN: A SURVEY AND A PERSPECTIVE</b> .....	119
<i>Angelos Antonopoulos, Christiana Kapatsori, Yiorgos Makris</i>	
<b>A PHASE LOCKING TEST SOLUTION FOR MEMS DEVICES</b> .....	129
<i>Tareq Supon, Rashid Rashidzadeh</i>	
<b>COVERAGE-DRIVEN MIXED-SIGNAL VERIFICATION OF SMART POWER ICS IN A UVM ENVIRONMENT</b> .....	135
<i>Sebastian Simon, Deeksha Bhat, Alexander Rath, Jérôme Kirscher, Linus Maurer</i>	
<b>VOLUME DIAGNOSIS DATA MINING</b> .....	141
<i>Wu-Tung Cheng, Yue Tian, Sudhakar M. Reddy</i>	
<b>LOW POWER PROBABILISTIC ONLINE MONITORING OF SYSTEMATIC ERRONEOUS BEHAVIOUR</b> .....	151
<i>Mauricio Gutierrez, Vasileios Tenentes, Tom Kazmierski, Daniele Rossi</i>	
<b>SIC PAIR GENERATION IN OPTIMAL TIME USING ROTATABLE COUNTERS</b> .....	153
<i>Ioannis Voyiatzis</i>	
<b>AN EFFICIENT TEST TECHNIQUE TO PREVENT SCAN-BASED SIDE-CHANNEL ATTACKS</b> .....	155
<i>Satyadev Ahlawat, Darshit Vaghani, Virendra Singh</i>	
<b>APPLICATION-AWARE LIFETIME ESTIMATION OF POWER DEVICES</b> .....	157
<i>Ciprian Pop, Corneliu Burileanu, Andi Buzo, Georg Pelz</i>	
<b>IMPROVING THE DEPENDABILITY OF AMR SENSORS USED IN AUTOMOTIVE APPLICATIONS</b> .....	159
<i>Andreina Zambrano, Hans Kerkhoff</i>	
<b>EXTENDED BINARY NONLINEAR CODES AND THEIR APPLICATION IN TESTING AND COMPRESSION</b> .....	161
<i>Ondrej Novak</i>	
<b>A BUILT-IN SELF-TEST SCHEME FOR CLASSIFYING REFRESH PERIODS OF DRAMS</b> .....	163
<i>Chia-Ming Chang, Yong-Xiao Chen, Jin-Fu Li</i>	
<b>DETECTING HARDWARE TROJANS WITHOUT A GOLDEN IC THROUGH CLOCK-TREE DEFINED CIRCUIT PARTITIONS</b> .....	165
<i>Fakir Hossain, Tomokazu Yoneda, Michiko Inoue, Alex Orailoglu</i>	
<b>SPECIFICATION AND VERIFICATION OF SECURITY IN RECONFIGURABLE SCAN NETWORKS</b> .....	171
<i>Michael Kochte, Matthias Sauer, Laura Rodriguez Gomez, Pascal Raiola, Bernd Becker, Hans-Joachim Wunderlich</i>	
<b>SCAN CHAIN ENCRYPTION FOR THE TEST, DIAGNOSIS AND DEBUG OF SECURE CIRCUITS</b> .....	177
<i>Mathieu Da Silva, Marie-Lise Flottes, Giorgio Di Natale, Bruno Rouzeyre, Paolo Prinetto, Marco Restifo</i>	
<b>Author Index</b>	