

**2017 IEEE 25th Annual
International Symposium on
Field-Programmable Custom
Computing Machines
(FCCM 2017)**

**Napa, California, USA
30 April – 2 May 2017**



**IEEE Catalog Number: CFP17054-POD
ISBN: 978-1-5386-4038-8**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17054-POD
ISBN (Print-On-Demand):	978-1-5386-4038-8
ISBN (Online):	978-1-5386-4037-1

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines

FCCM 2017

Table of Contents

A Message from the General Chair and Program Chair.....	x
Program Committee.....	xii
Additional Reviewers	xiv
Sponsors.....	xv

Session 1: Applications (Big Data)

High-Performance Hardware Merge Sorter	1
<i>Susumu Mashimo, Thiem Van Chu, and Kenji Kise</i>	
Communication-Aware MCMC Method for Big Data Applications on FPGAs	9
<i>Shuanglong Liu and Christos-Savvas Bouganis</i>	
Terabyte Sort on FPGA-Accelerated Flash Storage	17
<i>Sang-Woo Jun, Shuotao Xu, and Arvind</i>	

Poster Session P1

Improved Synthesis of Compressor Trees on FPGAs in High-Level Synthesis	25
<i>Le Tu, Yuelai Yuan, Kan Huang, Xiaoqiang Zhang, Zixin Wang, and Dihui Chen</i>	
SWiF: A Simplified Workload-Centric Framework for FPGA-Based Computing	26
<i>David Ojika, Piotr Majcher, Wojciech Neubauer, Suchit Subhaschandra, and Darin Acosta</i>	
Megrez: Parallelizing FPGA Routing with Strictly-Ordered Partitioning	27
<i>Minghua Shen and Guojie Luo</i>	
An FPGA Design Framework for CNN Sparsification and Acceleration	28
<i>Sicheng Li, Wei Wen, Yu Wang, Song Han, Yiran Chen, and Hai (Helen) Li</i>	
FPGA Delay Model Considering Logic-Level and Transistor-Level Parameters	29
<i>Qiang Liu and Hanjing Qian</i>	
Scheduling Considerations for Voter Checking in TMR-MER Systems	30
<i>Nguyen T. H. Nguyen, Ediz Cetin, and Oliver Diessel</i>	

Bit-Width Based Resource Partitioning for CNN Acceleration on FPGA	31
<i>Jianxin Guo, Shouyi Yin, Peng Ouyang, Leibo Liu, and Shaojun Wei</i>	

Session 2: Overlays

On Bit-Serial NoCs for FPGAs	32
<i>Nachiket Kapre</i>	
Implementing FPGA Overlay NoCs Using the Xilinx UltraScale Memory Cascades	40
<i>Nachiket Kapre</i>	
Efficient GPGPU Computing with Cross-Core Resource Sharing and Core Reconfiguration	48
<i>Ashutosh Dhar and Deming Chen</i>	

Session 3: Applications (Physics and Biology)

An Architecture for the Acceleration of a Hybrid Leaky Integrate and Fire SNN on the Convey HC-2ex FPGA-Based Processor	56
<i>Emmanouil Kousanakis, Apostolos Dollas, Euripides Sotiriades, Ioannis Papaefstathiou, Dionisios N. Pnevmatikatos, Athanasia Papoutsis, Panagiotis C. Petrantonakis, Panayiota Poirazi, Spyridon Chavlis, and George Kastellakis</i>	
FPGA-Based Real-Time Charged Particle Trajectory Reconstruction at the Large Hadron Collider	64
<i>Edward Bartz, Jorge Chaves, Yuri Gershtein, Eva Halkiadakis, Michael Hildreth, Savvas Kyriacou, Kevin Lannon, Anthony Lefeld, Anders Ryd, Louise Skinnari, Robert Stone, Charles Strohman, Zhengcheng Tao, Brian Winer, Peter Wittich, Zhiru Zhang, and Margaret Zientek</i>	
Bonded Force Computations on FPGAs	72
<i>Qingqing Xiong and Martin C. Herbordt</i>	
Efficient Particle-Grid Space Interpolation of an FPGA-Accelerated Particle-in-Cell Plasma Simulation	76
<i>Almomany Abedalmuhdi, B. Earl Wells, and Ken-Ichi Nishikawa</i>	

Poster Session P2

A High-Level Synthesis Approach Optimizing Accumulations in Floating-Point Programs Using Custom Formats and Operators	80
<i>Yohann Guen, Florent de Dinechin, and Steven Derrien</i>	
A Case for Common-Case: On FPGA Acceleration of Erasure Coding	81
<i>Reza Nakhjavani and Jianwen Zhu</i>	
Accelerating Large-Scale Graph Analytics with FPGA and HMC	82
<i>Soroosh Khoram, Jialiang Zhang, Maxwell Strange, and Jing Li</i>	
Fast and Energy-Driven Design Space Exploration for Heterogeneous Architectures	83
<i>Baptiste Roux, Matthieu Gautier, Olivier Sentieys, and Jean-Philippe Delahaye</i>	
A Parameterizable Activation Function Generator for FPGA-Based Neural Network Applications	84
<i>Sam M. H. Ho, C.-H. Dominic Hung, Ho-Cheung Ng, Maolin Wang, and Hayden Kwok-Hay So</i>	

Session 4: Applications (Machine Learning)

Customizing Neural Networks for Efficient FPGA Implementation	85
<i>Mohammad Samragh, Mohammad Ghasemzadeh, and Farinaz Koushanfar</i>	
Escher: A CNN Accelerator with Flexible Buffering to Minimize Off-Chip Transfer	93
<i>Yongming Shen, Michael Ferdman, and Peter Milder</i>	
Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs	101
<i>Liqiang Lu, Yun Liang, Qingcheng Xiao, and Shengen Yan</i>	

Session 5: High Level Synthesis

Using Runahead Execution to Hide Memory Latency in High Level Synthesis	109
<i>Shane T. Fleming and David B. Thomas</i>	
Energy Efficient Loop Unrolling for Low-Cost FPGAs	117
<i>Naveen Kumar Dumpala, Shivukumar B. Patil, Daniel Holcomb, and Russell Tessier</i>	
Evaluating Rapid Application Development with Python for Heterogeneous Processor-Based FPGAs	121
<i>Andrew G. Schmidt, Gabriel Weisz, and Matthew French</i>	
HLScope: High-Level Performance Debugging for FPGA Designs	125
<i>Young-Kyu Choi and Jason Cong</i>	
TLegUp: A TMR Code Generation Tool for SRAM-Based FPGA Applications Using HLS	129
<i>Ganghee Lee, Dimitris Agiakatsikas, Tong Wu, Ediz Cetin, and Oliver Diessel</i>	

Poster Session P3

Exploration of FPGA-Based Packet Switches for Rack-Scale Computers on a Board	133
<i>Jong Hun Han, Neelakandan Manihatty-Bojan, and Andrew W. Moore</i>	
An Out-of-Order Load-Store Queue for Spatial Computing	134
<i>Lana Josipovic, Philip Brisk, and Paolo Ienne</i>	
Fine-Grained Acceleration of Binary Neural Networks Using Intel® Xeon® Processor with Integrated FPGA	135
<i>Philip Colangelo, Randy Huang, Enno Luebbbers, Martin Margala, and Kevin Nealis</i>	

Session 6: Test and Debug

Enabling Long Debug Traces of HLS Circuits Using Bandwidth-Limited Off-Chip Storage Devices	136
<i>Jeffrey Goeders</i>	
The Potential of Dynamic Binary Modification and CPU-FPGA SoCs for Simulation	144
<i>John Mawer, Oscar Palomar, Cosmin Gorgovan, Andy Nisbet, Will Toms, and Mikel Luján</i>	

Session 7: Applications (Machine Learning 2)

FP-DNN: An Automated Framework for Mapping Deep Neural Networks onto FPGAs with RTL-HLS Hybrid Templates	152
<i>Yijin Guan, Hao Liang, Ningyi Xu, Wenqiang Wang, Shaoshuai Shi, Xi Chen, Guangyu Sun, Wei Zhang, and Jason Cong</i>	
FPGA-Accelerated Dense Linear Machine Learning: A Precision-Convergence Trade-Off	160
<i>Kaan Kara, Dan Alistarh, Gustavo Alonso, Onur Mutlu, and Ce Zhang</i>	
A Configurable FPGA Implementation of the Tanh Function Using DCT Interpolation	168
<i>Ahmed M. Abdelsalam, J. M. Pierre Langlois, and F. Cherié</i>	

Session 8: CAD Tools

ParaDiMe: A Distributed Memory FPGA Router Based on Speculative Parallelism and Path Encoding	172
<i>Chin Hau Hoo and Akash Kumar</i>	
Automata-to-Routing: An Open-Source Toolchain for Design-Space Exploration of Spatial Automata Processing Architectures	180
<i>Jack Wadden, Samira Khan, and Kevin Skadron</i>	
Relocating Encrypted Partial Bitstreams by Advance Task Address Loading	188
<i>Adewale Adetomi, Godwin Enemali, and Tughrul Arslan</i>	

Poster Session P4

CPRring: A Structure-Aware Ring-Based Checkpointing Architecture for FPGA Computing	192
<i>Hoang Gia Vu, Shinya Takamaeda-Yamazaki, Takashi Nakada, and Yasuhiko Nakashima</i>	
Multi-FPGA Evaluation Platform for Disaggregated Computing	193
<i>Dimitris Theodoropoulos, Nikolaos Alachiotis, and Dionisios Pnevmatikatos</i>	
Dynamic Module Partitioning for Library Based Placement on Heterogeneous FPGAs	194
<i>Fubing Mao, Wei Zhang, Bingsheng He, and Siew-Kei Lam</i>	
Exploring High Efficiency Hardware Accelerator for the Key Algorithm of Square Kilometer Array Telescope Data Processing	195
<i>Qian Wu, Yongxin Zhu, Xu Wang, Mengjun Li, Junjie Hou, and Ali Masoumi</i>	
Minimalist Design for Accelerating Convolutional Neural Networks for Low-End FPGA Platforms	196
<i>Raghid Morcel, Haitham Akkary, Hazem Hajj, Mazen Saghir, Anil Keshavamurthy, Rahul Khanna, and Hassan Artail</i>	
A Network-on-Chip Based H.264 Video Decoder Prototype Implemented on FPGAs	197
<i>Ian J. Barge and Cristinel Ababei</i>	
Applying the Flask Security Architecture to Secure SoC Design	198
<i>Festus Hategekimana and Christophe Bobda</i>	
A Real-Time Embedded FPGA Processor for a Stand-Alone Dual-Mode Assistive Device	199
<i>Ali Jafari, Maysam Ghovanloo, and Tinoosh Mohsenin</i>	

CAPSL: A Tool for Automatic Generation of Hardware Sandboxes for IP Security	200
<i>Taylor JL Whitaker and Christophe Bobda</i>	
A Scalable FPGA-Based Accelerator for High-Throughput MCMC Algorithms	201
<i>Morteza Hosseini, Rashidul Islam, Amey Kulkarni, and Tinoosh Mohsenin</i>	
Improving the Accuracy of Arctan for Face Detection	202
<i>Youngsoo Kim, Hossein Shahdoost, Shrikant Jadhav, and Clay S. Gloster</i>	
Session 9: Applications (Big Data 2)	
K-Mer Counting Using Bloom Filters with an FPGA-Attached HMC	203
<i>Nathaniel Mcvicar, Chih-Ching Lin, and Scott Hauck</i>	
Centaur: A Framework for Hybrid CPU-FPGA Databases	211
<i>Muhsen Owaida, David Sidler, Kaan Kara, and Gustavo Alonso</i>	
Scalable Network Function Virtualization for Heterogeneous Middleboxes	219
<i>Xuzhi Zhang, Xiaozhe Shao, George Provelengios, Naveen Kumar Dumpala, Lixin Gao, and Russell Tessier</i>	
A Nanosecond-Level Hybrid Table Design for Financial Market Data Generators	227
<i>Haohuan Fu, Conghui He, Wayne Luk, Weijia Li, and Guangwen Yang</i>	
Author Index	235