

2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP 2017)

**Seattle, Washington, USA
10 – 12 July 2017**



**IEEE Catalog Number: CFP17063-POD
ISBN: 978-1-5090-4826-7**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17063-POD
ISBN (Print-On-Demand):	978-1-5090-4826-7
ISBN (Online):	978-1-5090-4825-0
ISSN:	2160-0511

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

ASAP 2017 Table of Contents

Message from the General Chair and Program Chair	vii
Organizing Committee	viii
Program Committee	ix
Additional Reviewers	x
Keynotes	xi
Program Overview	xii

Technical Papers

SESSION 1 - Machine Learning

CATERPILLAR: Coarse Grain Reconfigurable Architecture for Accelerating the Training of Deep Neural Networks	1
<i>Yuanfang Li and Ardavan Pedram</i>	
Fast and Efficient Implementation of Convolutional Neural Networks on FPGA	11
<i>Abhinav Podili, Chi Zhang and Viktor Prasanna</i>	
Parallel Multi Channel Convolution using General Matrix Multiplication - Short Paper	19
<i>Aravind Vasudevan, Andrew Anderson and David Gregg</i>	
High-Performance FPGA Implementation of Equivariant Adaptive Separation via Independence Algorithm for Independent Component Analysis - Short Paper	25
<i>Mahdi Nazemi, Shahin Nazarian and Massoud Pedram</i>	

SESSION 2 - Security

Design and Comparative Evaluation of GPGPU- and FPGA-based MPSoC ECU Architectures for Secure, Dependable, and Real-Time Automotive CPS	29
<i>Bikash Poudel, Naresh Giri and Arslan Munir</i>	

High-Level Synthesis for Side-Channel Defense	37
<i>Sven Tenzing Choden Konigsmark, Deming Chen and Martin Wong</i>	
DoSGuard: Protecting Pipelined MPSoCs Against Hardware Trojan Based DoS Attacks	45
<i>Amin Malekpour, Roshan Ragel, Aleksandar Ignjatovic and Sri Parameswaran</i>	
Hardwiring the OS Kernel into a Java Application Processor	53
<i>Chun-Jen Tsai, Cheng-Ju Lin, Cheng-Yang Chen, Yan-Hung Lin, Wei-Jhong Ji and Sheng-Di Hong</i>	
Hardware Support for Embedded Operating System Security - Short Paper	61
<i>Arman Pouraghily, Tilman Wolf and Russell Tessier</i>	
 SESSION 3 - Image Processing	
Hardware-accelerated CCD Readout Smear Correction for Fast Solar Polarimeter	67
<i>Stefan Tabel, Korbinian Weikl and Walter Stechele</i>	
Real-time Object Detection in Software with Custom Vector Instructions and Algorithm Changes	75
<i>Joe Edwards and Guy G. F. Lemieux</i>	
 SESSION 4 - Memory/Storage	
An Efficient Embedded Multi-Ported Memory Architecture for Next-Generation FPGAs	83
<i>S. Navid Shahrouzi and Darshika G. Perera</i>	
A Staged Memory Resource Management Method for CMP Systems	91
<i>Yangguo Liu, Junlin Lu, Dong Tong and Xu Cheng</i>	
CFStore: Boosting Hybrid Storage Performance by Device Crossfire	99
<i>Wei Zhou, Dan Feng and Zhipeng Tan</i>	
RVNet: a Fast and High Energy Efficiency Network Packet Processing System on RISC-V - Short Paper	107
<i>Yanpeng Wang, Mei Wen, Chunyuan Zhang and Jie Lin</i>	
 SESSION 5 - High Performance Computing	
Massive Spatial Query on the Kepler Architecture	111
<i>Yili Gong, Jia Tang, Wenhai Li and Zihui Ye</i>	
PFSI.sw: A Programming Framework for Sea Ice Model Algorithms Based on Sunway Many-core Processor	119
<i>Binyang Li, Bo Li and Depei Qian</i>	

MicRun: A Framework for Scale-free Graph Algorithms on SIMD Architecture of the Xeon Phi	127
<i>Jie Lin, Qingbo Wu, Yusong Tan, Jie Yu, Qi Zhang, Xiaoling Li, and Lei Luo</i>	
Hierarchical Dataflow Model for Efficient Programming of Clustered Many-Core Processors - Short Paper	137
<i>Julien Hascoët, Karol Desnos, Jean-François Nezan and Benoît Dupont de Dinechin</i>	
Modeling and Evaluation for Gather/Scatter Operations in Vector-SIMD Architectures - Short Paper	143
<i>Hongbing Tan, Sheng Liu, Haiyan Chen and Wu jianguo</i>	
reMinMin: A Novel Static Energy-Centric List Scheduling Approach Based on Real Measurements - Short Paper	149
<i>Achim Lösch and Marco Platzner</i>	

SESSION 6 - Digital Signal Processing

Hardware Design and Analysis of Efficient Loop Coarsening and Border Handling for Image Processing	155
<i>M. Akif Oezkan, Oliver Reiche, Frank Hannig and Jürgen Teich</i>	
High performance hardware architectures for Intra Block Copy and Palette Coding for HEVC Screen Content Coding extension - Short Paper	164
<i>Rishan Senanayake, Namitha Liyanage, Sasindu Wijeratne, Sachille Atapattu, Kasun Athukorala, P.M.K. Tharaka, Geethan Karunaratne, R.M.A.U. Senarath, Ishantha Perera, Ashen Ekanayake and Ajith Pasqual</i>	
Design and Implementation of Adaptive Signal Processing Systems Using Markov Decision Processes - Short Paper	170
<i>Lin Li, Adrian Sapio, Jiahao Wu, Yanzhou Liu, Kyunghun Lee, Marilyn Wolf and Shuvra Bhattacharyya</i>	

SESSION 7 - Control Systems and Parallel Programming Languages

An Embedded Scalable Linear Model Predictive Hardware-based Controller using ADMM	176
<i>Pei Zhang, Joseph Zambreno and Phillip H. Jones</i>	
CGRA-ME: A Unified Framework for CGRA Modelling and Exploration - Short Paper	184
<i>S. Alexander Chin , Noriaki Sakamotoy, Allan Rui , Jim Zhao, Jin Hee Kim , Yuko Hara-Azumiy and Jason Anderson</i>	

OpenCL-Based Design Pattern for Line Rate Packet Processing - Short Paper 190
Jehandad Khan, Peter Athanas, Skip Booth and John Marshall

**Acceleration of Frequent Itemset Mining on FPGA Using SDAccel
and Vivado HLS - Short Paper** 195
Vinh Dang and Kevin Skadron

OpenMP Device Offloading to FPGA Accelerators - Short Paper 201
Lukas Sommer, Jens Korinth and Andreas Koch

Posters

SESSION 1

DeepPump: Multi-Pumping Deep Neural Networks..... 206
Ruizhe Zhao, Tim Todman, Wayne Luk and Xinyu Niu

Efficiency in ILP Processing by Using Orthogonality 207
Marcel Brand, Frank Hannig, Alexandru Tanase and Jürgen Teich

A Fast and Accurate Logarithm Accelerator for Scientific Applications 208
Jing Chen and Xue Liu

Model Checking Cloud Rendering System for the QoS Evaluation..... 209
Haoyu Liu, Huahu Xu, Honghao Gao, Minjie Bian and Danqi Chu

SESSION 2

High-throughput Area-efficient Processor for 3GPP LTE Cryptographic Core Algorithms 210
Yuanhong Huo 1 and Dake Liu2

KV-FTL: A Novel Key-Value Based FTL Scheme for Large Scale SSDs..... 211
Juan Li, Zhengguo Chen, Zhiguang Chen, Nong Xiao and Fang Liu

Author Index..... 213