

**2017 12th International  
Symposium on Reconfigurable  
Communication-centric  
Systems-on-Chip  
(ReCoSoC 2017)**

**Madrid, Spain  
12-14 July 2017**



**IEEE Catalog Number: CFP1726P-POD  
ISBN: 978-1-5386-3345-8**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1726P-POD
ISBN (Print-On-Demand):	978-1-5386-3345-8
ISBN (Online):	978-1-5386-3344-1
ISSN:	2373-4329

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

- 1 **Side-Channel Attack Resilience through Route Randomisation in Secure Real-Time Networks-on-Chip.** *Leandro Indrusiak, James Harbin and Martha Johanna Sepulveda.*
- 9 **On-Demand Instantiation of Co-Processors on Dynamically Reconfigurable FPGAs.** *Marcel Essig and Kurt Ackermann.*
- 17 **High-Level Test Generation for Processing Elements in Many-Core Systems.** *Adeboye Stephen Oyeniran, Raimund Ubar, Siavoosh Payandeh Azad and Jaan Raik.*
- 25 **Federated system-to-service authentication and authorization combining PUFs and tokens.** *Marta Beltran, Miguel Calvo and Sergio González.*
- 33 **Characterization and Optimization of Behavioral Hardware Accelerators in Heterogeneous MPSoC.** *Yidi Liu, Monica Villaverde San Jose, Felix Moreno and Benjamin Carrion Schafer.*
- 41 **Programmable SoC platform for Deep Packet Inspection using enhanced Boyer-Moore algorithm.** *Adrian Dominguez, Pedro P. Carballo and Antonio Núñez.*
- 49 **Exploring the Performance of Partially Reconfigurable Point-to-Point Interconnects.** *El Mehdi Abdali, François Berry, Maxime Pelcat, Jean-Philippe Diguët and Francesca Palumbo.*
- 55 **Fault-resilient NoC router with transparent resource allocation.** *Tsotne Putkaradze, Siavoosh Payandeh Azad, Behrad Niazmand, Jaan Raik and Gert Jervan.*
- 63 **Current Mode Detection in Hard Real-time Automotive Applications Dedicated to Many-Core Platforms.** *Piotr Dziurzynski.*
- 71 **Design Method for Asymmetric 3D Interconnect Architectures with High-Level Models.** *Jan Moritz Joseph, Lennart Bamberg, Sven Wrieden, Dominik Ermel, Alberto Garcia-Oritz and Thilo Pionteck.*
- 79 **SecBoot - Lightweight secure boot mechanism for Linux-based embedded systems on FPGA.** *Peter Rouget, Benoît Badrignans, Pascal Benoit and Lionel Torres.*
- 84 **System-Level Design for Communication-Centric Task Farm Applications.** *Daniela Genius and Ludovic Apvrille.*
- 92 **ElasticSimMATE: a Fast and Accurate gem5 Trace-Driven Simulator for Multicore Systems.** *Alejandro Nocua, Florent Bruguier, Abdoulaye Gamatié and Gilles Sassatelli.*
- 100 **Computational Self-Awareness as Design Approach for Visual Sensor Nodes.** *Zakarya Guettatfi, Philipp Hübner, Marco Platzner and Bernhard Rinner.*
- 108 **Design and Scalability Analysis of Bandwidth-Compressed Stream Computing with Multiple FPGAs.** *Antoniette Mondigo, Tomohiro Ueno, Daichi Tanaka, Kentaro Sano and Satoru Yamamoto.*
- 116 **Fault Recovery and Adaptation in Time-Triggered Networks-on-Chips for Mixed-Criticality Systems.** *Hamidreza Ahmadian, Farzad Nekouei and Roman Obermaisser.*
- 124 **Towards Trace-driven Cache Attacks by Exploiting Bus Communication on Systems-on-Chips.** *Johanna Sepulveda, Mathieu Gross, Andreas Zankl and Georg Sigl.*
- 131 **Analysis of heterogeneous multi-core multi-HW accelerator based systems designed using PREESM and SDSoC.** *Leonardo Suriano, Alfonso Rodriguez, Karol Desnos, Maxime Pelcat and Eduardo de La Torre.*
- 138 **High-Level Design using Intel FPGA OpenCL: a Hyperspectral Imaging Spatial-Spectral Classifier.** *Rubén Domingo, Rubén Salvador, Daniel Madroñal, Raquel Lazcano, Eduardo Juárez, Cesar Sanz, Himar Fabelo, Samuel Ortega and Gustavo M. Callicó.*
- 146 **Energy Aware and Reliable STT-RAM based Cache Design for 3D Embedded Chip-Multiprocessors.** *Fatemeh Arezoomand, Arghavan Asad, Mahdi Fazeli, Mahmood Fathy and Farah Mohammadi.*
- 154 **Adaptive and Reconfigurable Bubble Routing Technique for 2D Torus Interconnection Networks.** *Poona Bahrebar and Dirk Stroobandt.*