

# **2017 23rd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2017)**

**San Diego, California, USA  
21-24 May 2017**



**IEEE Catalog Number: CFP17012-POD  
ISBN: 978-1-5386-2750-1**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17012-POD
ISBN (Print-On-Demand):	978-1-5386-2750-1
ISBN (Online):	978-1-5386-2749-5
ISSN:	1522-8681

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2017 23rd IEEE International Symposium on Asynchronous Circuits and Systems

## ASYNC 2017

### Table of Contents

Message from Chairs.....	vii
Conference Organization.....	ix
Keynotes.....	x

---

#### **Intra-Chip Communication**

A High-Throughput Asynchronous Multi-resource Arbiter Using a Pipelined Assignment Approach .....	1
<i>Weiwei Jiang and Steven M. Nowick</i>	
Accurate Assessment of Bundled-Data Asynchronous NoCs Enabled by a Predictable and Efficient Hierarchical Synthesis Flow .....	10
<i>Gabriele Miorandi, Marco Balboni, Steven M. Nowick, and Davide Bertozzi</i>	

#### **Metastability and Arbitration**

Measuring Metastability with Free-Running Clocks .....	18
<i>Robert Najvirt, Thomas Polzer, and Andreas Steininger</i>	
Metastability Tolerant Computing .....	25
<i>Ghaith Tarawneh, Matthias Függer, and Christoph Lenzen</i>	
WAITX: An Arbiter for Non-persistent Signals .....	33
<i>Victor Khomenko, Danil Sokolov, Andrey Mokhov, and Alex Yakovlev</i>	

#### **Asynchronous Interfaces and NoCs**

Interleaved Architectures for High-Throughput Synthesizable Synchronization FIFOs .....	41
<i>Ameer M. S. Abdelhadi and Mark R. Greenstreet</i>	
Metastability-Aware Memory-Efficient Time-to-Digital Converters .....	49
<i>Matthias Függer, Attila Kinali, Christoph Lenzen, and Thomas Polzer</i>	

## **Modelling and Design Automation**

Elastic Bundles: Modelling and Synthesis of Asynchronous Circuits with Granular Rigidity .....	57
<i>Johnson Fernandes, Danil Sokolov, and Alex Yakovlev</i>	
A Practical Framework for Specification, Verification, and Design of Self-Timed Pipelines .....	65
<i>Jean Simatic, Abdelkarim Cherkaoui, François Bertrand, Rodrigo Possamai Bastos, and Laurent Fesquet</i>	
Waveform Transition Graphs: A Designer-Friendly Formalism for Asynchronous Behaviours .....	73
<i>Jordi Cortadella, Alberto Moreno, Danil Sokolov, Alex Yakovlev, and David Lloyd</i>	

## **Delay Lines and Bundled Data Design**

Synthesis of All-Digital Delay Lines .....	75
<i>Alberto Moreno and Jordi Cortadella</i>	
Sharp - A Resilient Asynchronous Template .....	83
<i>Maxwell Waugaman and William Koven</i>	

## **Theory, Analysis and Test**

Test Margin and Yield in Bundled Data and Ring-Oscillator Based Designs .....	85
<i>Yang Zhang, Haipeng Zha, Vaishnavi Sahir, Huimei Cheng, and Peter A. Beerel</i>	
Criticality and Sensitivity Analysis for Incremental Performance Optimization of Asynchronous Pipelines .....	94
<i>Chun-Hong Shih and Jie-Hong R. Jiang</i>	
The Eventual C-Element Theorem for Delay-Insensitive Asynchronous Circuits .....	102
<i>Rajit Manohar and Yoram Moses</i>	

## **Application of Asynchronous Designs**

A Frameless Imaging Sensor with Asynchronous Pixels: An Architectural Evaluation .....	110
<i>Montek Singh, Pintian Zhang, Andrew Vitkus, Ketan Mayer-Patel, and Leandra Vicci</i>	
MTJ-based Asynchronous Circuits for Re-initialization Free Computing against Power Failures .....	118
<i>Naoya Onizawa, Masashi Imai, Takahiro Hanyu, and Tomohiro Yoneda</i>	
<b>Author Index</b> .....	126