

2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS 2017)

**Thessaloniki, Greece
25 – 27 September 2017**



**IEEE Catalog Number: CFP17PAT-POD
ISBN: 978-1-5090-6463-2**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17PAT-POD
ISBN (Print-On-Demand):	978-1-5090-6463-2
ISBN (Online):	978-1-5090-6462-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

3D-IC SIGNAL TSV ASSIGNMENT FOR THERMAL AND WIRELENGTH OPTIMIZATION	1
<i>Yuxin Qian ; Cong Hao ; Takeshi Yoshimura</i>	
PLACEMENT-BASED SER ESTIMATION IN THE PRESENCE OF MULTIPLE FAULTS IN COMBINATIONAL LOGIC	9
<i>Georgios Ioannis Paliaroutis ; Pelopidas Tsoumanis ; Nestor Evmorfopoulos ; George Dimitriou ; Georgios I. Stamoulis</i>	
MODELING ENERGY-PERFORMANCE TRADEOFFS IN ARM BIG.LITTLE ARCHITECTURES	15
<i>Evangelos Vasilakis ; Ioannis Sourdis ; Vassilis Papaefstathiou ; Antonis Psathakis ; Manolis G. H. Katevenis</i>	
SUITABILITY OF FINFET INTRODUCTION INTO EDRAM CELLS FOR OPERATE AT SUB-THRESHOLD LEVEL	23
<i>E. Amat ; A. Calomarde ; R. Canal ; A. Rubio</i>	
ENERGY AWARE NETWORKS-ON-CHIP CORTEX INSPIRED COMMUNICATION	29
<i>Erwan Moréac ; Johann Laurent ; Pierre Bomel ; André Rossi ; Emmanuel Boutillon ; Maurizio Palesi</i>	
A TOPOLOGY OPTIMIZATION METHOD FOR LOW-POWER LOGIC CIRCUITS WITH DUAL-THRESHOLD INDEPENDENT-GATE FINFETS	37
<i>Haotian Zhu ; Jianping Hu ; Huishan Yang ; Yang Xiong ; Tingfeng Yang</i>	
MEMRISTIVE TWO-PORTS	43
<i>Dalibor Biolek ; Zdenek Biolek ; Viera Biolkova</i>	
OPTIMAL CONTENT-DEPENDENT DYNAMIC BRIGHTNESS SCALING FOR OLED DISPLAYS	47
<i>Daniele Jahier Pagliari ; Enrico Macii ; Massimo Poncino</i>	
FLINT+: A RUNTIME-CONFIGURABLE EMULATION-BASED STOCHASTIC TIMING ANALYSIS FRAMEWORK	53
<i>M. Weißbrich ; G. Payá-Vayá ; L. Gerlach ; H. Blume ; A. Najafi ; A. García-Ortiz</i>	
CAPACITIVE ADIABATIC LOGIC BASED ON GAP-CLOSING MEMS DEVICES	61
<i>Ayrat Galisultanov ; Yann Perrin ; Hatem Samaali ; Louis Hutin ; Hervé Fanet ; Philippe Basset ; Gaël Pillonnet</i>	
HUMAN A-THROMBIN DETECTION PLATFORM USING APTAMERS ON A SILICON NANOWIRE FIELD-EFFECT TRANSISTOR	67
<i>Lotta Römihöldt ; Felix Zörgiebel ; Bergoi Ibarlucea ; Maryam Vahdatzadeh ; Larysa Baraban ; Gianarelio Cuniberti ; Sebastian Pregl ; Walter M. Weber ; Thomas Mikolajick ; Jörg Opitz</i>	
MEMRISTIVE LOGIC: A FRAMEWORK FOR EVALUATION AND COMPARISON	71
<i>John Reuben ; Rotem Ben-Hur ; Nimrod Wald ; Nishil Talati ; Ameer Haj Ali ; Pierre-Emmanuel Gaillardon ; Shahar Kvatinsky</i>	
OPTICAL SENSOR PROCESS VARIABILITY IN A 0.18 μM HIGH VOLTAGE CMOS TECHNOLOGY	79
<i>Frederic Roger ; Anderson Singulani ; Jong Mun Park</i>	
AN ANALYTICAL DELAY MODEL FOR RERAM MEMORY CELLS	85
<i>C. de Benito ; M. M. Al Chawa ; J. L. Rossello ; M. Roca ; R. Picos ; I. Messaris ; S. Nikolaidis</i>	
EVALUATION AND ANALYSIS OF SINGLE-PHASE CLOCK FLIP-FLOPS FOR NTV APPLICATIONS	91
<i>Yunpeng Cai ; Anand Savanth ; Pranay Prabhat ; James Myers ; Alex S. Weddell ; Tom Kazmierski</i>	
ON THE ORIGIN OF THE FADING MEMORY EFFECT IN RERAMS	97
<i>S. Menzel ; R. Waser ; A. Siemon ; C. La Torre ; M. Schulten ; R. Waser ; A. Ascoli ; R. Tetzlaff</i>	
AN FPGA-BASED THERMAL EMULATION FRAMEWORK FOR MULTICORE SYSTEMS	102
<i>Md Shahidul Alam ; Alberto Garcia-Ortiz</i>	
RAPID POWER-MANAGEMENT EXPLORATION USING POST-PROCESSING OF THE SYSTEM-LEVEL SIMULATION RESULTS	108
<i>Dominik Macko</i>	
VARIABILITY AND SENSITIVITY TO PROCESS PARAMETERS VARIATIONS IN INGAAS DUAL-GATE ULTRA-THIN BODY MOSFETS: A SCALING PERSPECTIVE	114
<i>Nicolò Zagni ; Francesco Maria Puglisi ; Giovanni Verzellesi ; Paolo Pavan</i>	
FAILURE PROBABILITY OF A FINFET-BASED SRAM CELL UTILIZING THE MOST PROBABLE FAILURE POINT	119
<i>Michail Noltsis ; Eleni Maragkoudaki ; Dimitrios Rodopoulos ; Francky Catthoor ; Dimitrios Soudris</i>	

ROBUSTNESS OF POWER ANALYSIS ATTACK RESILIENT ADIABATIC LOGIC: WCS-QUAL UNDER PVT VARIATIONS	127
<i>Himadri Singh Raghav ; Viv A. Bartlett ; Izzet Kale</i>	
EMBEDDED TOGGLE GENERATOR TO CONTROL THE SWITCHING ACTIVITY DURING TEST OF DIGITAL 2D-SOCS AND 3D-SICS	135
<i>Leonidas Katselas ; Hailong Jiao ; Angelos Athanasiadis ; Christos Papameletis ; Alkis Hatzopoulos ; Erik Jan Marinissen</i>	
HIGH-THROUGHPUT FPGA IMPLEMENTATION OF THE CCSDS 122.0-B-1 COMPRESSION STANDARD	143
<i>Nikolaos Kefalas ; George Theodoridis</i>	
μDMA: AN AUTONOMOUS I/O SUBSYSTEM FOR IOT END-NODES	151
<i>Antonio Pullini ; Davide Rossi ; Germain Haugou ; Luca Benini</i>	
ANALYTICAL HOLD TIMING FIXING FOR SUB-THRESHOLD CIRCUIT BASED ON ITS LOGNORMAL DISTRIBUTION	159
<i>Jingjing Guo ; Min Wang ; Jizhe Zhu ; Xinning Liu ; Jun Yang</i>	
POWER PROPORTIONAL ADDER DESIGN FOR INTERNET OF THINGS IN A 65 NM PROCESS	167
<i>Adrian Wheeldon ; Jordan Morris ; Danil Sokolov ; Alex Yakovlev</i>	
TIMING MODELING AT RT-LEVEL BY SEPARATION OF DESIGN- AND STRESS RELATED AGING IMPACTS	173
<i>Nils Koppaetzky ; Malte Metzdorf ; Reef Eilers ; Domenik Helms ; Wolfgang Nebel</i>	
USER DEPENDENT AGING PREDICTION MODEL FOR AUTOMOTIVE CONTROLLERS WITH POWER ELECTRONICS	179
<i>Sunil Malipatlolla ; Ahmet Unutulmaz ; Domenik Helms ; Wolfgang Nebel</i>	
SLOW AND STEADY WINS THE RACE? A COMPARISON OF ULTRA-LOW-POWER RISC-V CORES FOR INTERNET-OF-THINGS APPLICATIONS	185
<i>Pasquale Davide Schiavone ; Francesco Conti ; Davide Rossi ; Michael Gautschi ; Antonio Pullini ; Eric Flamand ; Luca Benini</i>	
PULSE CONTROLLED MEMRISTOR-BASED DELAY ELEMENT	193
<i>Thanasin Bunnam ; Ahmed Soltan ; Danil Sokolov ; Alex Yakovlev</i>	
PROTOTYPING MEMRISTORS IN DIGITAL SYSTEM WITH AN FPGA-BASED TESTING ENVIRONMENT	201
<i>Daniel Wust ; Mehrdad Biglari ; Johannes Kncodtel ; Marc Reichenbach ; Christopher Söll ; Dietmar Fey</i>	
TEMPERATURE AND PROCESS-AWARE PERFORMANCE MONITORING AND COMPENSATION FOR AN ULP MULTI-CORE CLUSTER IN 28NM UTBB FD-SOI TECHNOLOGY	208
<i>Alfio Di Mauro ; Davide Rossi ; Antonio Pullini ; Philippe Flatresse ; Luca Benini</i>	
3DBUFFBLESS: A NOVEL BUFFERED-BUFFERLESS HYBRID ROUTER FOR 3D NETWORKS-ON-CHIP	216
<i>K. Tatas ; S. Savva ; C. Kyriacou</i>	
A SUBSTRATE NOISE REDUCTION METHODOLOGY BASED ON POWER DOMAIN SEPARATION OF GALS SUBCOMPONENTS	224
<i>Milan Babić ; Miloš Krstić</i>	
PARALLELIZATION AND ENERGY EVALUATION OF INTERFRAME COMPRESSION TECHNIQUE FOR VIDEO IMAGES — QSDPCM	230
<i>Panagiotis N. Smyrlis ; Dimosthenis C. Tsouros ; Minas Dasygenis</i>	
PARASITIC EFFECTS ON MEMRISTIVE LOGIC ARCHITECTURE	238
<i>Xiaohan Yang ; Adedotun Adeyemo ; Anu Bala ; Abusaleh Jabir</i>	
FROM EDGE TO CLOUD: DESIGN AND IMPLEMENTATION OF A HEALTHCARE INTERNET OF THINGS INFRASTRUCTURE	243
<i>Dimosthenis Masouros ; Ioannis Bakolas ; Vasileios Tsoutsouras ; Kostas Siozios ; Dimitrios Soudris</i>	
OSCILLATION-BASED TECHNIQUE FOR POST-BOND PARALLEL TESTING AND DIAGNOSIS OF MULTIPLE TSVS	249
<i>Stylianios-Georgios Papadopoulos ; Vasileios Gerakis ; Yiorgos Tsiatouhas ; Alkis Hatzopoulos</i>	
APPROXIMATE ADDER SEGMENTATION TECHNIQUE AND SIGNIFICANCE-DRIVEN ERROR CORRECTION	255
<i>Khaled Al-Maaitah ; Ghaith Tarawneh ; Ahmed Soltan ; Issa Qiqieh ; Alex Yakovlev</i>	
APPROXIMATE DIV AND SQRT INSTRUCTIONS FOR THE RISC-V ISA: AN EFFICIENCY VS. ACCURACY ANALYSIS	261
<i>Lei Li ; Michael Gautschi ; Luca Benini</i>	

EMPIRICAL CPU POWER MODELLING AND ESTIMATION IN THE GEM5 SIMULATOR	269
<i>Basireddy Karunakar Reddy ; Matthew J. Walker ; Domenico Balsamo ; Stephan Diestelhorst ; Bashir M. Al-Hashimi ; Geoff V. Merrett</i>	
ARCHITECTURE EXPLORATION OF A FIXED POINT COMPUTATION UNIT USING PRECISE TIMING SPIKING NEURONS	277
<i>Thomas Mesquida ; Alexandre Valentian ; David Bol ; Edith Beigne</i>	
A FAIR COMPARISON OF ADDERS IN STOCHASTIC REGIME.....	285
<i>Ardalan Najafi ; Moritz Weißbrich ; Guillermo Payá Vayá ; Alberto Garcia-Ortiz</i>	
1-D MEMRISTOR-BASED CELLULAR AUTOMATON FOR PSEUDO-RANDOM NUMBER GENERATION.....	291
<i>Rafailia-Eleni Karamani ; Vasileios Ntinis ; Ioannis Yourkas ; Georgios Ch. Sirakoulis</i>	
EFFECT OF SUPPLY VOLTAGE ON RANDOM TELEGRAPH NOISE OF TRANSISTORS UNDER SWITCHING CONDITION.....	297
<i>A. K. M. Mahfuzul Islam ; Hidetoshi Onodera</i>	
FAULT-TOLERANT ROUTING METHODOLOGY FOR NETWORKS-ON-CHIP.....	305
<i>S. Savva</i>	
EDGE EFFECT AWARE CROSSTALK AVOIDANCE TECHNIQUE FOR 3D INTEGRATION.....	308
<i>Lennart Bamberg ; Amir Najafi ; Alberto Garcia-Ortiz</i>	
HIGH VOLTAGE RECYCLING SCHEME TO IMPROVE POWER CONSUMPTION OF REGULATED CHARGE PUMPS.....	316
<i>W. Steve Ngueya ; Julien Mellier ; Stephane Ricard ; Jean-Michel Portal ; Hassen Aziza</i>	
Author Index	