2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS 2017)

Thessaloniki, Greece
25 – 27 September 2017

IEEE

IEEE Catalog Number: CFP17PAT-POD
ISBN: 978-1-5090-6463-2

Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17PAT-POD
ISBN (Print-On-Demand):	978-1-5090-6463-2
ISBN (Online):	978-1-5090-6462-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

3D-IC SIGNAL TSV ASSIGNMENT FOR THERMAL AND WIRELENGTH OPTIMIZATION 1
Yuxin Qian ; Cong Hao ; Takeshi Yoshimura

PLACEMENT-BASED SER ESTIMATION IN THE PRESENCE OF MULTIPLE FAULTS IN COMBINATIONAL LOGIC 9
Georgios Ioannis Paliaroutis ; Pelopidas Tsoumanis ; Nestor Evmorfopoulos ; George Dimitriou ; Georgios I. Stamoulis

MODELING ENERGY-PERFORMANCE TRADEOFFS IN ARM BIG.LITTLE ARCHITECTURES 15
Evangelos Vasilakis ; Ioannis Sourdis ; Vassilis Papaefstathiou ; Antonis Psathakis ; Manolis G. H. Katevenis

SUITABILITY OF FINFET INTRODUCTION INTO EDRAM CELLS FOR OPERATE AT SUB-THRESHOLD LEVEL 23
E. Amat ; A. Calomarde ; R. Canal ; A. Rubio

ENERGY AWARE NETWORKS-ON-CHIP CORTEX INSPIRED COMMUNICATION 29
Erwan Moréac ; Johann Laurent ; Pierre Bomel ; André Rossi ; Emmanuel Boutillon ; Maurizio Palesi

A TOPOLOGY OPTIMIZATION METHOD FOR LOW-POWER LOGIC CIRCUITS WITH DUAL-THRESHOLD INDEPENDENT-GATE FINFETS 37
Haotian Zhu ; Jianping Hu ; Huishan Yang ; Yang Xiong ; Tingfeng Yang

MEMRISTIVE TWO-PORTS 43
Dalibor Biolek ; Zdenek Biolek ; Viera Biolkova

OPTIMAL CONTENT-DEPENDENT DYNAMIC BRIGHTNESS SCALING FOR OLED DISPLAYS 47
Daniele Jahier Pagliari ; Enrico Macii ; Massimo Poncino

FLINT+: A RUNTIME-CONFIGURABLE EMULATION-BASED STOCHASTIC TIMING ANALYSIS FRAMEWORK 53
M. Weißbrich ; G. Payá-Vayá ; L. Gerlach ; H. Blume ; A. Najafi ; A. Garcia-Ortiz

CAPACITIVE ADIABATIC LOGIC BASED ON GAP-CLOSING MEMS DEVICES 61
Ayrat Galisultanov ; Yann Perrin ; Hatem Samaali ; Louis Hutin ; Hervé Fanet ; Philippe Basset ; Gaël Pillonnet

HUMAN A-THROMBIN DETECTION PLATFORM USING APTAMERS ON A SILICON NANOWIRE FIELD-EFFECT TRANSISTOR 67
Lotta Römhildt ; Felix Zörgiebel ; Bergoi Ibarlucea ; Maryam Vahdatzadeh ; Larysa Baraban ; Gianaurelio Cuniberti ; Sebastian Pregl ; Walter M. Weber ; Thomas Mikolajick ; Jörg Opitz

MEMRISTIVE LOGIC: A FRAMEWORK FOR EVALUATION AND COMPARISON 71
John Reuben ; Rotem Ben-Hur ; Nimrod Wald ; Nishil Talati ; Ameer Haj Ali ; Pierre-Emmanuel Gaillardon ; Shahar Kvatinsky

OPTICAL SENSOR PROCESS VARIABILITY IN A 0.18 µM HIGH VOLTAGE CMOS TECHNOLOGY 79
Frederic Roger ; Anderson Singulani ; Jong Mun Park

AN ANALYTICAL DELAY MODEL FOR RERAM MEMORY CELLS 85
C. de Benito ; M. M. Al Chawa ; J. L. Rossello ; M. Roca ; R. Picos ; I. Messaris ; S. Nikolaidis

EVALUATION AND ANALYSIS OF SINGLE-PHASE CLOCK FLIP-FLOPS FOR NTV APPLICATIONS 91
Yunpeng Cai ; Anand Savanth ; Pranay Prabhat ; James Myers ; Alex S. Weddell ; Tom Kazmierski

ON THE ORIGIN OF THE FADING MEMORY EFFECT IN RERAMS 97
S. Menzel ; R. Waser ; A. Siemon ; C. La Torre ; M. Schulten ; R. Waser ; A. Ascoli ; R. Tetzlaff

AN FPGA-BASED THERMAL EMULATION FRAMEWORK FOR MULTICORE SYSTEMS 102
Md Shahidul Alam ; Alberto Garcia-Ortiz

RAPID POWER-MANAGEMENT EXPLORATION USING POST-PROCESSING OF THE SYSTEM-LEVEL SIMULATION RESULTS 108
Dominik Macko

VARIABILITY AND SENSITIVITY TO PROCESS PARAMETERS VARIATIONS IN INGAAS DUAL-GATE ULTRA-THIN BODY MOSFETS: A SCALING PERSPECTIVE 114
Nicolò Zagni ; Francesco Maria Puglisi ; Giovanni Verzellesi ; Paolo Pavan

FAILURE PROBABILITY OF A FINFET-BASED SRAM CELL UTILIZING THE MOST PROBABLE FAILURE POINT 119
Michail Noltsis ; Eleni Maragkoudaki ; Dimitrios Rodopoulos ; Francky Catthoor ; Dimitrios Soudris

ROBUSTNESS OF POWER ANALYSIS ATTACK RESILIENT ADIABATIC LOGIC: WCS-QUAL UNDER PVT VARIATIONS 127
Himadri Singh Raghav ; Viv A. Bartlett ; Izzet Kale
EMBEDDED TOGGLE GENERATOR TO CONTROL THE SWITCHING ACTIVITY DURING TEST OF DIGITAL 2D-SOCS AND 3D-SICS 135
Leonidas Katselas ; Hailong Jiao ; Angelos Athanasiadis ; Christos Papameletis ; Alkis Hatzopoulos ; Erik Jan Marinissen
HIGH-THROUGHPUT FPGA IMPLEMENTATION OF THE CCSDS 122.0-B-1 COMPRESSION STANDARD 143
Nikolaos Kefalas ; George Theodoridis
µDMA: AN AUTONOMOUS I/O SUBSYSTEM FOR IOT END-NODES 151
Antonio Pullini ; Davide Rossi ; Germain Haugou ; Luca Benini
ANALYTICAL HOLD TIMING FIXING FOR SUB-THRESHOLD CIRCUIT BASED ON ITS LOGNORMAL DISTRIBUTION 159
Jingjing Guo ; Min Wang ; Jizhe Zhu ; Xinning Liu ; Jun Yang
POWER PROPORTIONAL ADDER DESIGN FOR INTERNET OF THINGS IN A 65 NM PROCESS 167
Adrian Wheeldon ; Jordan Morris ; Danil Sokolov ; Alex Yakovlev
TIMING MODELING AT RT-LEVEL BY SEPARATION OF DESIGN- AND STRESS RELATED AGING IMPACTS 173
Nils Koppaetzky ; Malte Metzdorf ; Reef Eilers ; Domenik Helms ; Wolfgang Nebel
USER DEPENDENT AGING PREDICTION MODEL FOR AUTOMOTIVE CONTROLLERS WITH POWER ELECTRONICS 179
Sunil Malipatlolla ; Ahmet Unutulmaz ; Domenik Helms ; Wolfgang Nebel
SLOW AND STEADY WINS THE RACE? A COMPARISON OF ULTRA-LOW-POWER RISC-V CORES FOR INTERNET-OF-THINGS APPLICATIONS 185
Pasquale Davide Schiavone ; Francesco Conti ; Davide Rossi ; Michael Gautschi ; Antonio Pullini ; Eric Flamand ; Luca Benini
PULSE CONTROLLED MEMRISTOR-BASED DELAY ELEMENT 193
Thanasin Bunnam ; Ahmed Soltan ; Danil Sokolov ; Alex Yakovlev
PROTOTYPING MEMRISTORS IN DIGITAL SYSTEM WITH AN FPGA-BASED TESTING ENVIRONMENT 201
Daniel Wust ; Mehrdad Biglari ; Johannes Kncodtel ; Marc Reichenbach ; Christopher Söll ; Dietmar Fey
TEMPERATURE AND PROCESS-AWARE PERFORMANCE MONITORING AND COMPENSATION FOR AN ULP MULTI-CORE CLUSTER IN 28NM UTBB FD-SOI TECHNOLOGY 208
Alfio Di Mauro ; Davide Rossi ; Antonio Pullini ; Philippe Flatresse ; Luca Benini
3DBUFFBLESS: A NOVEL BUFFERED-BUFFERLESS HYBRID ROUTER FOR 3D NETWORKS-ON-CHIP 216
K. Tatas ; S. Savva ; C. Kyriacou
A SUBSTRATE NOISE REDUCTION METHODOLOGY BASED ON POWER DOMAIN SEPARATION OF GALS SUBCOMPONENTS 224
Milan Babić ; Miloš Krstić
PARALLELIZATION AND ENERGY EVALUATION OF INTERFRAME COMPRESSION TECHNIQUE FOR VIDEO IMAGES — QSDPCM 230
Panagiotis N. Smyrlis ; Dimosthenis C. Tsouros ; Minas Dasygenis
PARASITIC EFFECTS ON MEMRISTIVE LOGIC ARCHITECTURE 238
Xiaohan Yang ; Adedotun Adeyemo ; Anu Bala ; Abusaleh Jabir
FROM EDGE TO CLOUD: DESIGN AND IMPLEMENTATION OF A HEALTHCARE INTERNET OF THINGS INFRASTRUCTURE 243
Dimosthenis Masouros ; Ioannis Bakolas ; Vasileios Tsoutsouras ; Kostas Siozios ; Dimitrios Soudris
OSCILLATION-BASED TECHNIQUE FOR POST-BOND PARALLEL TESTING AND DIAGNOSIS OF MULTIPLE TSVS 249
Stylianos-Georgios Papadopoulos ; Vasileios Gerakis ; Yiorgos Tsiatouhas ; Alkis Hatzopoulos
APPROXIMATE ADDER SEGMENTATION TECHNIQUE AND SIGNIFICANCE-DRIVEN ERROR CORRECTION 255
Khaled Al-Maaitah ; Ghaith Tarawneh ; Ahmed Soltan ; Issa Qiqieh ; Alex Yakovlev
APPROXIMATE DIV AND SQRT INSTRUCTIONS FOR THE RISC-V ISA: AN EFFICIENCY VS. ACCURACY ANALYSIS 261
Lei Li ; Michael Gautschi ; Luca Benini

EMPIRICAL CPU POWER MODELLING AND ESTIMATION IN THE GEM5 SIMULATOR 269
Basireddy Karunakar Reddy ; Matthew J. Walker ; Domenico Balsamo ; Stephan Diestelhorst ; Bashir M. Al-Hashimi ; Geoff V. Merrett

ARCHITECTURE EXPLORATION OF A FIXED POINT COMPUTATION UNIT USING PRECISE TIMING SPIKING NEURONS 277
Thomas Mesquida ; Alexandre Valentian ; David Bol ; Edith Beigne

A FAIR COMPARISON OF ADDERS IN STOCHASTIC REGIME 285
Ardalan Najafi ; Moritz Weißbrich ; Guillermo Payá Vayá ; Alberto Garcia-Ortiz

1-D MEMRISTOR-BASED CELLULAR AUTOMATON FOR PSEUDO-RANDOM NUMBER GENERATION 291
Rafailia-Eleni Karamani ; Vasileios Ntinas ; Ioannis Vourkas ; Georgios Ch. Sirakoulis

EFFECT OF SUPPLY VOLTAGE ON RANDOM TELEGRAPH NOISE OF TRANSISTORS UNDER SWITCHING CONDITION 297
A. K. M. Mahfuzul Islam ; Hidetoshi Onodera

FAULT-TOLERANT ROUTING METHODOLOGY FOR NETWORKS-ON-CHIP 305
S. Savva

EDGE EFFECT AWARE CROSSTALK AVOIDANCE TECHNIQUE FOR 3D INTEGRATION 308
Lennart Bamberg ; Amir Najafi ; Alberto García-Ortiz

HIGH VOLTAGE RECYCLING SCHEME TO IMPROVE POWER CONSUMPTION OF REGULATED CHARGE PUMPS 316
W. Steve Ngueya ; Julien Mellier ; Stephane Ricard ; Jean-Michel Portal ; Hassen Aziza

Author Index