## 2017 17th International Conference on Application of Concurrency to System Design (ACSD 2017)

Zaragoza, Spain 25 – 30 June 2017



**IEEE Catalog Number: ISBN:** 

CFP17148-POD 978-1-5386-2868-3

### Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP17148-POD

 ISBN (Print-On-Demand):
 978-1-5386-2868-3

 ISBN (Online):
 978-1-5386-2867-6

ISSN: 1550-4808

#### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



# 17th International Conference on Application of Concurrency to System Design

### **ACSD 2017**

### **Table of Contents**

Message from the Program Chairs	
Conference Organizers	ix
Keynote	
Property-Preserving Generation of Tailored Benchmark Petri Nets	1
Bernhard Steffen, Marc Jasper, Jeroen Meijer, and Jaco Van De Pol	
Session 1: Verification of Timed Systems	
Liveness in L/U-Parametric Timed Automata	9
Étienne André and Didier Lime	
Compositional Proofs in Differential Dynamic Logic dL	19
Simon Lunel, Benoît Boyer, and Jean-Pierre Talpin	
Toward a Correct-and-Scalable Verification of Concurrent Robotic Systems:	
Insights on Formalisms and Tools	29
Mohammed Foughali	
Session 2: Compositional Verification	
Refinement Checking Parameterised Quorum Systems	39
Antti Siirtola	
A Component-Based Simplex Architecture for High-Assurance Cyber-Physical	
Systems	49
Dung Phan, Junxing Yang, Matthew Clark, Radu Grosu, John Schierman,	
Scott Smolka, and Scott Stoller	

Session 3: Asynchronous Systems
Formal Design and Verification of an Asynchronous SRAM Controller
Plato: A Tool for Behavioural Specification of Asynchronous Circuits
Session 4: Circuit Analysis
Xprova: Formal Verification Tool with Built-in Metastability Modeling
Selective Abstraction for Estimating Extra-Functional Properties in Networks-on-Chips Using ArchOn Framework
Session 5: Models of Concurrency
Process Windows
Reduction of Order Structures
Session 6: Scheduling of Concurrent Systems
Exploring the Potential of Instruction-Level Parallelism of Exposed Datapath  Architectures with Buffered Processing Units
A Backward Algorithm for the Multiprocessor Online Feasibility of Sporadic
Tasks
Session 7: Shared Memory Concurrency
Lock Optimization for Hoare Monitors in Real-Time Systems
Ardoises: Collaborative & Interactive Editing Using Layered Data
Author Index