

**2017 IEEE Nordic Circuits
and Systems Conference
(NORCAS 2017): NORCHIP
and International Symposium
of System-on-Chip (SoC 2017)**

**Linköping, Sweden
23-25 October 2017**



**IEEE Catalog Number: CFP17828-POD
ISBN: 978-1-5386-2845-4**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17828-POD
ISBN (Print-On-Demand):	978-1-5386-2845-4
ISBN (Online):	978-1-5386-2844-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A 1.8MW 450-900MHZ \pm15PS PERIOD JITTER PROGRAMMABLE MULTI-OUTPUT CLOCK GENERATOR WITH HIGH SUPPLY NOISE TOLERANCE IN 28-NM CMOS PROCESS.....	1
<i>Bhavin Odedara ; Srikanth Bojja ; Nitin Gupta ; Igor Rapoport ; Tony Ross ; Alik Zelichenok</i>	
A 10-BIT ACTIVE RF PHASE SHIFTER FOR 5G WIRELESS SYSTEMS	5
<i>Alok Sethi ; Janne P. Aikio ; Rana A. Shaheen ; Rehman Akbar ; Timo Rahkonen ; Aarno Parssinen</i>	
A 45NM CMOS SOI, FOUR ELEMENT PHASED ARRAY RECEIVER SUPPORTING TWO MIMO CHANNELS FOR 5G.....	9
<i>Rana A. Shaheen ; Rehman Akbar ; Alok Sethi ; Janne P. Aikio ; Timo Rahkonen ; Aarno Parssinen</i>	
A CALL-UP FOR CIRCUIT-SWITCHED NOCS IN THE DARK-SILICON ERA	13
<i>Salma Hesham ; Diana Goehringer ; Mohamed A. Abd El Ghany</i>	
A CAPACITANCE MULTIPLIER BASED ON DBTA	19
<i>Jiri Vavra</i>	
ACTIVE CHARGE PUMPING POWER-SAVING TECHNIQUE FOR SC INTEGRATORS	24
<i>Jia Sun ; Timo Rahkonen</i>	
A DEPENDABLE ASIC ARCHITECTURE WITH RT-LEVEL ROLLBACK FOR CONTROLLER SOFT ERROR RECOVERY	28
<i>Keisuke Inoue</i>	
A FULLY INTEGRATED 13 GHZ CMOS SOI STACKED POWER AMPLIFIER FOR 5G WIRELESS SYSTEMS	32
<i>Janne P. Aikio ; Alok Sethi ; Rana A. Shaheen ; Rehman Akbar ; Timo Rahkonen ; Aarno Parssinen</i>	
A HIGHLY COMPACT, 16.8 DBM PGAT KA-BAND POWER AMPLIFIER IN 250 NM SIGE:C BICMOS.....	36
<i>Iancu Somesanu ; Hermann Schumacher</i>	
A HIGH-RESOLUTION RECONFIGURABLE SIGMA-DELTA DIGITAL-TO-ANALOG CONVERTER FOR RF PULSE TRANSMISSION IN MRI SCANNERS	40
<i>Sohaib A. Qazi ; Syed Asmat Ali Shah ; Hammad Omer ; J. Jacob Wikner</i>	
ANALYSIS OF A HIGH-SPEED PCB DESIGN.....	46
<i>Christian Johansson ; Torbjörn Månefjord</i>	
AN RNS BASED MODULAR MULTIPLIER WITH REDUCED COMPLEXITY	50
<i>Shahzad Asif ; Mark Vesterbacka</i>	
A SELF-CONSISTENT CARLEMAN LINEARIZATION APPROACH FOR THE DESIGN OF RF MIXER CIRCUITS.....	54
<i>Harry Weber ; Gerald Alexander Koroa ; Wolfgang Mathis ; Dimitar Delchev ; Galia Marinova</i>	
A SHARED SCRATCHPAD MEMORY WITH SYNCHRONIZATION SUPPORT	58
<i>Henrik Enggaard Hansen ; Emad Jacob Maroun ; Andreas Toftegaard Kristensen ; Jimmi Marquart ; Martin Schoeberl</i>	
A SINGLE CHIP 16 GS/S ARBITRARY WAVEFORM GENERATOR IN 0.13 μM BICMOS TECHNOLOGY	64
<i>P. Ostrovsky ; K. Tittelbach-Helmrich ; F. Herzel ; O. Schrape ; G. Fischer ; D. Kissinger ; P. Börner ; A. Loose ; D. Hellmann ; P. Hartogh</i>	
BI-STATIC ENVIRONMENTAL SAR RADAR IMAGER.....	68
<i>J. Håvard H. Eriksrod ; Kristian G. Kjelgård ; Mathias Tommer ; John F. Burkhart ; T. S. Lande</i>	
CAN REAL-TIME SYSTEMS BENEFIT FROM DYNAMIC PARTIAL RECONFIGURATION?.....	74
<i>Luca Pezzarossa ; Andreas Toftegaard Kristensen ; Martin Schoeberl ; Jens Sparso</i>	
CMOS DIGITAL DESIGN OF A TRUSTED VIRTUAL SENSOR.....	80
<i>Macarena C. Martínez-Rodríguez ; Miguel Ángel Prada ; Piedad Brox ; Iluminada Baturone</i>	
DEPENDABILITY EVALUATION OF SISO CONTROL-THEORETIC POWER MANAGERS FOR PROCESSOR ARCHITECTURES	85
<i>Sina Shahosseini ; Kasra Moazzemi ; Amir M. Rahmani ; Nikil Dutt</i>	
DESIGN AND ANALYSIS OF HIGH PERFORMANCE PULSE RING VCO	91
<i>Aditya Dalakoti ; Merritt Miller ; Forrest Brewer</i>	
DESIGN AND IMPLEMENTATION OF A MULTI-MODE HARRIS CORNER DETECTOR ARCHITECTURE.....	96
<i>Jingui Li ; Timo Viitanen ; Lin Li ; Jarmo Takala ; Shuvra S. Bhattacharyya</i>	
DESIGNING A DIFFERENTIAL 3R-2BIT RRAM CELL FOR ENHANCING READ MARGIN IN CROSS-POINT RRAM ARRAYS	102
<i>Mohammadreza Nakhkash ; Hossein Bardareh ; Farzaneh Zokae ; Hamid R. Zarandi</i>	

DESIGN OF HIGH-PERFORMANCE E-BAND SPDT SWITCH AND LNA IN 0.13 μm SIGE BICMOS TECHNOLOGY	108
<i>Raju Ahamed ; Mikko Varonen ; Dristy Parveg ; Jan Saijets ; Kari A. I. Halonen</i>	
DIGITAL CENTRIC IF-DAC BASED HETERODYNE TRANSMITTER ARCHITECTURE	113
<i>Oner Hanay ; Erkan Bayram ; Renato Negra</i>	
ENERGY-EFFICIENT NEUROMORPHIC RECEPTORS FOR WIDE-RANGE TEMPORAL PATTERNS OF POST-SYNAPTIC RESPONSES	117
<i>Xuefei You ; Amir Zjajo ; Sumeet S. Kumar ; Rene Van Leuken</i>	
ESD INDUCED EMS PROBLEMS IN DIGITAL IOS	123
<i>Timm Ostermann</i>	
EXPLORATION OF FPGA ARCHITECTURES FOR TIGHT COUPLED ACCELERATORS IN A 22NM FDSOI TECHNOLOGY	129
<i>Heiner Bauer ; Sebastian Höppner ; Johannes Partzsch ; Dennis Walter ; Christian Mayr ; Florian Schraut ; Holger Eisenreich</i>	
HIGH-LEVEL SYNTHESIS FOR REDUCTION OF WCET IN REAL-TIME SYSTEMS	135
<i>Andreas Toftegaard Kristensen ; Luca Pezzarossa ; Jens Sparso</i>	
HIGH-VOLTAGE INTEGRATED LINEAR REGULATOR WITH CURRENT SINKING CAPABILITIES FOR PORTABLE ULTRASOUND SCANNERS	141
<i>Guifré Vendrell Pausas ; Pere Llimós Muntal ; Ivan H. H. Jorgensen</i>	
IMPLEMENTATION OF A FAULT-TOLERANT, GLOBALLY-ASYNCHRONOUS-LOCALLY-SYNCHRONOUS, INTER-CHIP NOC COMMUNICATION BRIDGE ON FPGAS	146
<i>Eleftherios Kyriakakis ; Kalle Ngo ; Johnny Öberg</i>	
IMPLEMENTATION OF A PERFORMANCE OPTIMIZED DATABASE JOIN OPERATION ON FPGA-GPU PLATFORMS USING OPENCL	152
<i>Mehdi Roozmeh ; Luciano Lavagno</i>	
IMPROVING MICROARCHITECTURE DESIGN AND HARDWARE GENERATION USING MICRO-LANGUAGE IP CORES	158
<i>Alexander Antonov ; Pavel Kustarev ; Sergey Bikovsky</i>	
MITIGATING SINGLE-EVENT UPSETS IN COTS SDRAM USING AN EDAC SDRAM CONTROLLER	164
<i>Eleftherios Kyriakakis ; Kalle Ngo ; Johnny Öberg</i>	
PERFORMANCE ESTIMATION OF EMBEDDED APPLICATIONS ON MICROCONTROLLERS	170
<i>Priit Ruberg ; Keijo Lass ; Elvar Liiv ; Peeter Ellervee</i>	
POWER EFFICIENCY OPTIMIZATION OF CHARGE PUMPS IN EMBEDDED LOW VOLTAGE NOR FLASH MEMORY	176
<i>W. Steve Ngueya ; Julien Mellier ; Stephane Ricard ; Jean-Michel Portal ; Hassen Aziza</i>	
POWER MITIGATION OF A HETEROGENEOUS MULTICORE ARCHITECTURE BY FREQUENCY SCALING IN AN OFDM RECEIVER TEST CASE	181
<i>Sajjad Nouri ; Jari Nurmi</i>	
RING-OSCILLATOR-BASED TIMING GENERATOR FOR ULTRALOW-POWER APPLICATIONS	187
<i>Pavel Angelov ; Martin Nielsen-Lönn ; Atila Alvandpour</i>	
SELF-OSCILLATING MULTILEVEL SWITCHED-CAPACITOR DC/DC CONVERTER FOR ENERGY HARVESTING	191
<i>Martin Nielsen-Lönn ; Pavel Angelov ; J. Jacob Wikner ; Atila Alvandpour</i>	
SUBSAMPLING PHASE-LOCKED LOOP BEHAVIOURAL MODELLING APPROACH FOR PHASE NOISE EVALUATION	196
<i>Peco Gjurovski ; Muh-Dey Wei ; Renato Negra</i>	
SUPPORTING CONCURRENT MEMORY ACCESS IN TCF-AWARE PROCESSOR ARCHITECTURES	200
<i>Martti Forsell ; Jussi Roivainen ; Ville Leppänen ; Jesper Larsson Träff</i>	
SYNTHESIS AND DESIGN OF A FULLY INTEGRATED MULTI-TOPOLOGY SWITCHED CAPACITOR DC-DC CONVERTER WITH GEARBOX CONTROL	206
<i>Jeppé Gaardsted Davidsen ; Yoni Yosef-Hay ; Dennis Øland Larsen ; Ivan H. H. Jorgensen</i>	
THE EFFECT OF DPD BANDWIDTH LIMITATION ON EVM FOR A 28 NM WLAN 802.11AC TRANSMITTER	212
<i>Oscar Morales Chacón ; Ted Johansson ; Thomas Flink</i>	
THREE-DIMENSIONAL MILLIMETER-WAVE FREQUENCY-SHIFT-BASED CMOS BIOSENSOR USING VERTICALLY STACKED LC OSCILLATORS	216
<i>Maya Matsunaga ; Taiki Nakanishi ; Atsuki Kobayashi ; Kazuo Nakazato ; Kiichi Niitsu</i>	
TOWARDS A SINGLE EVENT UPSET DETECTOR BASED ON COTS FPGA	222
<i>Kalle Ngo ; Taze Mohammadat ; Johnny Öberg</i>	

TOWARDS SOFTWARE PERFORMANCE ESTIMATION BASED ON REGISTER-TRANSFER LEVEL DESCRIPTIONS	228
<i>Henning Puttnies ; Christoph Niemann ; Sascha Rohde ; Dirk Timmermann ; Jörg Schacht</i>	
UNROLLED LAYERED ARCHITECTURES FOR NON-SURJECTIVE FINITE ALPHABET ITERATIVE DECODERS	234
<i>Oana Boncalo ; Valentin Savin ; Alexandru Amaricai</i>	
VARIABLE-ACCURACY BIT-SERIAL MULTIPLICATION WITH ROW BYPASSING FOR ULTRA LOW POWER	239
<i>Yue Lu ; Tom J. Kazmierski</i>	
WORKLOAD PREDICTION FOR RUNTIME RESOURCE MANAGEMENT	245
<i>Mina Niknafs ; Ivan Ukhov ; Petru Eles ; Zebo Peng</i>	
ZERO-CROSSING DETECTOR FOR A PIEZOELECTRIC ENERGY HARVESTER	250
<i>Franz Marcus Schijffny ; Michel Hayoz ; Cheolyong Bae ; Ishan Arya ; Madhur Gokhale ; Annapragada Hema Chandar ; Martin Nielsen-Lönn ; Pavel Angelov</i>	
Author Index	