2017 IEEE Asian Solid-State Circuits Conference (A-SSCC 2017)

Seoul, South Korea
6-8 November 2017

IEEE Catalog Number: CFP17SSC-POD
ISBN: 978-1-5386-3179-9

Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP17SSC-POD
ISBN (Print-On-Demand): 978-1-5386-3179-9
ISBN (Online): 978-1-5386-3178-2

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

Table of Contents

Session 1

PLENARY SPEECH

P1-1 **Technology Trends and Challenges in the Development of Future Automobiles**
Dr. Joseph Yoon
Senior Vice President, Head of Vehicle Component Tech. Center, LG Electronics, Korea ---------- N/A

P1-2 **The Development of China's IC Industry - Its influence on global semiconductor community**
Dr. Prof. Shaojun Wei
Dean of the Dept. of Micro- and Nano-Electronics, Tsinghua University, China
Vice president, China Semiconductor Industry Association, China ---------- N/A

Session 2

Low-Power Programmable SoCs and Embedded Memories

S2-1 (2027) **A Programmable RFSoC in 16nm FinFET Technology for Wideband Communications**
Brendan Farley, Christophe Erdmann, Bruno Vaz, John McGrath, Edward Cullen, Bob Verbruggen, Roberto Pelliconi, Daire Breathnach, Peng Lim, Ali Boumaalif, Patrick Lynch, Conrado Mesadri, David Melinn, Kwee Peng Yap, and Liam Madden
Xilinx Ireland, Ireland ---------- 1

S2-2 (2166) **A Reconfigurable Analog Baseband Transformer for Multistandard Applications in 14nm FinFET CMOS**
Jongmi Lee, Jongwoo Lee, Chilun Lo, Jaehoon Lee, In-Young Lee, Byungki Han, Seunghyun Oh, and Thomas Cho
Samsung Electronics, Korea ---------- 5

S2-3 (2136) **A 1.4Mb 40-nm embedded ReRAM macro with 0.07um^2 bit cell, 2.7mA/100MHz low-power read and hybrid write verify for high endurance application**
Chia-Fu Lee, Hon-Jarn Lin, Chiu-Wang Lien, Yu-Der Chih, and Jonathan Chang
Taiwan Semiconductor Manufacturing Company, Taiwan ---------- 9

S2-4 (2045) **A Dynamic Power Reduction in Synchronous 2RW 8T Dual-Port SRAM by Adjusting Wordline Pulse Timing with Same/Different Row Access Mode**
Yoshisato Yokoyama, Yuichiro Ishii, Haruyuki Okuda, and Koji Nii
Renesas Electronics Corporation, Japan ---------- 13

S2-5 (2067) **14nm Broadwell Xeon® Processor family: Design methodologies and optimizations**
Mahesh K Kumashikar, Shridhar G Bendi, Srikanth Nimmagadda, Anup J Deka, and Anil Agarwal
Intel Corporation, India ---------- 17

Session 3

Circuits and Systems for Sensing and Security

S3-1 (2107) **A Dual-Axis MEMS Vibratory Gyroscope ASIC with 0.0061°/s/√Hz Noise Floor over 480 Hz Bandwidth**
Zhichao Tan, Khiem Nguyen, Jeff Yan, Howard Samuels, Shane Keating, Paul Crocker, and Bill Clark
Analog Devices, Inc., USA ---------- 21

S3-2 (2141) **Chaos, Deterministic Non-Periodic Flow, for Chip-Package-Board Interactive PUF**
Noriyuki Miura, Masanori Takahashi, Kazuki Nagatomo, and Makoto Nagata
Kobe University, Japan ---------- 25

S3-3 (2089) **A 93µW 11Mbps Wireless Vital Signs Monitoring SoC with 3-Lead ECG, Bio-Impedance, and Body Temperature**
Yuxuan Luo[1], Kok-Hin Teng[1], Yongfu Li[1], Wei Mao[1], Yong Lian[2], and Chun-Huat Heng[1]
[1]*National University of Singapore, Singapore*
[2]*York University, Canada* ---------- 29

S3-4 (2090) **A 16-Channel TDM Analog Front-end with Enhanced System CMRR for Wearable Dry EEG Recording**
Tao Tang[1,2], Wang Ling Goh[1], Lei Yao[2], and Yuan Gao[2]
[1]*Nanyang Technological University, Singapore*
[2]*A*STAR, Singapore* ---------- 33

S3-5 (2169) **An Area-Efficient Amplifier-Less Digitally-Controlled Li-Ion Battery Charger in 0.35-µm CMOS**
Sheng-Ying Lin and Tsung-Hsien Lin
National Taiwan University, Taiwan ---------- 37

Session 4

Sensor Interface

S4-1 (2123) **A 0.5V BJT-Based CMOS Thermal Sensor in 10-nm FinFET Technology**
Da Shin Lin[1] and Hao Ping Hong[2]
[1]*MediaTek,Taiwan,*
[2]*MediaTek USA, USA* ---------- 41

S4-2 (2138) **An Ultra-low Power 169-nA 32.768-kHz Fractional-N PLL**
Chun-Yu Lin, Tun-Ju Wang, Tzu-Hsuan Liu, and Tsung-Hsien Lin
National Taiwan University, Taiwan ---------- 45

S4-3 (2062) **A 10kHz-BW 93.7dB-SNR Chopped ΔΣ ADC with 30V Input CM Range and 115dB CMRR at 10kHz**
Long Xu, Johan H. Huijsing, and Kofi A.A. Makinwa
Delft University of Technology, The Netherlands ---- 49

S4-4 (2143) **An Energy-Efficient Self-Charged Crystal Oscillator with a Quadrature-Phase Shifter Technique**
Wei-Sung Chang, Dai-En Jhou, Yu-Hong Yang, and Tai-Cheng Lee
National Taiwan University, Taiwan ---- 53

S4-5 (2209) **An Area-Efficient Capacitively-Coupled Sensor Readout Circuit with Current-Splitting OTA and FIR-DAC**
Chih-Chan Tu[1], Feng-Wen Lee[1,2], Han-Chun Chen[1], Yu-Kai Wang[1,2], and Tsung-Hsien Lin[1]
[1]*National Taiwan University, Taiwan*
[2]*Mediatek, Taiwan* ---- 57

Session 5

Digital Building Blocks

S5-1 (2049) **25 fJ/bit, 5Mb/s, 0.3V True Random Number Generator With Capacitively-Coupled Chaos System and Dual-Edge Sampling Scheme**
Anh Tuan Do and Xin Liu
*Institute of Microelectronics, Agency for Science, Technology and Research (A*STAR), Singapore* ---- 61

S5-2 (2142) **A 1.25pJ/bit 0.048mm^2 AES Core with DPA Resistance for IoT Devices**
Shengshuo Lu[1], Zhengya Zhang[1], and Marios Papaefthymiou[1,2]
[1]*University of Michigan, USA*
[2]*University of California, USA* ---- 65

S5-3 (2218) **A 0.40 pJ/cycle 981 µm^2 Voltage Scalable Digital Frequency Generator for SoC Clocking**
Martin Cochet[1,2], Sylvain Clerc[2], Guénolé Lallement[1,2], Fady Abouzeid[2], Philippe Roche[2], and Jean-Luc Autran[1]
[1]*Aix-Marseille University & CNRS, France*
[2]*STMicroelectronics, France* ---- 69

S5-4 (2188) **A 10-GHz Multi-purpose Reconfigurable Built-in Self-Test Circuit for High-Speed Links**
Myungguk Lee, Seungho Han, Jae-Yoon Sim, Hong-June Park, and Byungsub Kim
Pohang University of Science and Technology, Korea ---- 73

Session 6

PAM-4 Receiver Techniques

S6-1 (2103) **A 56Gbps PAM-4 Optical Receiver Front-end**
Kuan-Lin Fu and Shen-Iuan Liu
National Taiwan University, Taiwan ---------- 77

S6-2 (2129) **A Low-Power PAM4 Receiver Using 1/4-Rate Sampling Decoder with Adaptive Variable-Gain Rectification**
Guang Zhu[1], Quan Pan[2], John Zhuang[3], Charlie Zhi[3], and C. Patrick Yue[1]
[1]*The Hong Kong University of Science and Technology, Hong Kong*
[2]*Etopus, USA*
[3]*Brite Semiconductor, China* ---------- 81

S6-3 (2050) **A 82 mW 28 Gb/s PAM-4 Digital Sequence Decoder with built-in Error correction in 28nm FDSOI**
Masum Hossain[1], Aurangozeb[1], AKM Delwar Hossain[1], and Maruf Mohammad[2]
[1]*University of Alberta, Canada*
[2]*Qualcomm Atheros, USA* ---------- 85

S6-4 (2226) **A 51Gb/s, 320mW, PAM4 CDR with Baud-Rate Sampling for High-Speed Optical Interconnects**
Nan Qi[1,2], Yuhang Kang[3], Qipeng Lin[3], Jianxu Ma[4], Jingbo Shi[2], Bozhi Yin[2], Chang Liu[2], Rui Bai[4], Shang Hu[2], Juncheng Wang[2], Jiangbing Du[5], Lin Ma[5], Zuyuan He[5], Ming Liu[3], Feng Zhang[3], and Patrick Yin Chiang[2,6]
[1]*Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China*
[2]*Fudan University, China*
[3]*Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China*
[4]*PhotonIC Technologies, China*
[5]*Shanghai Jiao Tong University, China*
[6]*Oregon State University, USA* ---------- 89

Session 7

Building Blocks for Frequency Synthesizers

S7-1 (2052) **A 15-µW, 103-fs step, 5-bit Capacitor-DAC-based Constant-Slope Digital-to-Time Converter in 28nm CMOS**
Peng Chen[1], Feifei Zhang[1], Zhirui Zong[2], Hao Zheng[1], Teerachot Siriburanon[1], and Robert Bogdan Staszewski[1]
[1]*University College Dublin, Ireland*
[2]*Delft University of Technology, the Netherlands* ---------- 93

S7-2 (2047) **A 173–200 GHz Quadrature Voltage-Controlled Oscillator in 130 nm SiGe BiCMOS**
Paul Stärke, Vincent Rieß, Corrado Carta, and Frank Ellinger
Technischen Universtität Dresden, Germany ---------- 97

S7-3 (2025) **A 67 GHz Dual Injection Quadrature VCO with -182.9 dBc/Hz FOM in 90-nm CMOS**
Cuei-Ling Hsieh, Hong-Shen Chen, Hou-Ru Pan, and Jenny Yi-Chun Liu
National Tsing Hua University, Taiwan ---------- 101

S7-4 (2174) **A 350-mV 2.4-GHz Quadrature Oscillator with Nearly Instantaneous Start-Up Using Series LC Tanks**
Yue Chen[1], Masoud Babaie[1], and Robert Bogdan Staszewski[1,2]
[1]*Delft University of Technology, The Netherlands*
[2]*University College Dublin, Ireland* ---------- 105

S7-5 (2046) **On-Chip Spur and Phase Noise Cancellation Techniques**
Yi-An Li[1], Monte Mar[2], Borivoje Nikolić[1], and Ali M. Niknejad[1]
[1]*Berkeley Wireless Research Center (BWRC), University of California, USA*
[2]*The Boeing Company, USA* ---------- 109

Session 8

Panel Discussion

Future of Memory System and Technology

Session 9

Plenary Speech

P9-1 **Robots, IoT, and AI for Smarter Manufacturing**
Dr. Shinsuke Sakakibara
Executive Director & Chief Technical Advisor,
Robot Business Division, Fanuc Corporation, Japan ---------- N/A

P9-2 **Riding the Wave from Digital Consumer to Ubiquitous Intelligent Devices: Trends and Opportunities of IC Design**
Dr. Kou-Hung Lawrence Loh
Corporate Senior Vice President, MediaTek Inc.
President, MediaTek USA Inc, USA ---------- N/A

Session 10

Power management

S10-1 (2057) **A Single-Inductor Triple-Input-Triple-Output (SITITO) Energy Harvesting Interface with Cycle-by-Cycle Source Tracking and Adaptive Peak-Inductor-Current Control**
Chi-Wei Liu, Ming-Jie Chung, Hui-Hsuan Lee, Pei-Chun Liao, and Po-Hung Chen
National Chiao Tung University, Taiwan ---------- 113

S10-2 (2060) **An 88% Efficiency MPPT for PV Energy Harvesting System with Novel Switch Width Modulation for Output Power 100nW to 0.3mW**
Karim Rawy, Taegeun Yoo, and Tony T. Kim
Nanyang Technological University, Singapore ---------- 117

S10-3 (2122) **A DVS-Based Burst Mode with Automatic Entrance Point Control Technique in DC-DC Boost Converter for Wearable Devices and IoT Applications**
Chiao-Hung Cheng[1], Li-Chi Lin[1], Jian-He Lin[1], Ke-Horng Chen[1], Ying-Hsi Lin[2], Jian-Ru Lin[2], and Tsung-Yen Tsai[2]
[1]*National Chiao Tung University, Taiwan*
[2]*Realtek Semiconductor Corp., Taiwan* ---------- 121

S10-4 (2086) **A Wide Load and Voltage Range Switched-Capacitor DC-DC Converter with Load-Dependent Configurability for DVS Implementation in Miniature Sensors**
Hassan Saif, Yongmin Lee, Minsun Kim, Hyeonji Lee, Muhammad Bilawal Khan, and Yoonmyung Lee
Sungkyunkwan University, Korea ---------- 125

S10-5 (2180) **A High Efficiency and Fast Transient Digital Low-Dropout Assisted Switched-Capacitor Converter for EMI-Free Internet of Everything (IoE) Systems**
Shao-Qi Chen[1], Yen-Ting Lin[1], Yu-Sheng Ma[1], Wen-Hau Yang[1], Ke-Horng Chen[1], Ying-Hsi Lin[2], Jian-Ru Lin[2], and Tsung-Yen Tsai[2]
[1]*National Chiao Tung University, Taiwan*
[2]*Realtek Semiconductor Corporation, Taiwan* ---------- 129

Session 11

Advanced Imaging System

S11-1 (2043) **A CMOS Time of Flight (TOF) Depth Image Sensor with In-Pixel Background Cancellation and Sensitivity Improvement Using Phase Shifting Readout Technique**
Ting Liao, Nien-An Lee, and Chih-Cheng Hsieh
National Tsing Hua University, Taiwan ---------- 133

S11-2 (2110) **An Element-Matched Band-Pass Delta-Sigma ADC for Ultrasound Imaging**
Michele D'Urbino[1,3], Chao Chen[1], Zhao Chen[1], Zu-Yao Chang[1], Jacco Ponte[2], Boris Lippe[2], and Michiel Pertijs[1]
[1]*Delft University of Technology, The Netherlands*
[2]*Oldelft Ultrasound, The Netherlands*
[3]*Caeleste CVBA, Belgium* ---------- 137

S11-3 (2190) **A 12.1mW, 60dB SNR, 8-Channel Beamforming Embedded SAR ADC for Ultrasound Imaging Systems**
Taehoon Kim and Suhwan Kim
Seoul National University, Korea ---------- 141

S11-4 (2207) **A 2.79-mW 0.5%-THD CMOS Current Driver IC for Portable Electrical Impedance Tomography System**
Jaeeun Jang[1], Minseo Kim[1], Joonsung Bae[2], and Hoi-Jun Yoo[1]
[1]Korea Advanced Institute of Science and Technology (KAIST), Korea
[2]Kangwon National University, Korea ---------- 145

S11-5 (2186) **0.5 and 1.5 THz Monolithic Imagers in a 65 nm CMOS Adopting a VCO-Based Signal Processing**
Suna Kim, Kyoung-Yong Choi, Dae-Woong Park, Joo-Myoung Kim, Seok-Kyun Han, and Sang-Gug Lee
Korea Advanced Institute of Science and Technology (KAIST), Korea ---------- 149

Session 12

Memory System

S12-1 (2009) **Dual-Loop 2-step ZQ Calibration for Dedicated Power Supply Voltage in LPDDR4 SDRAM**
Chang-Kyo Lee, Junha Lee, Ki-Ho Kim, Jin-Seok Heo, Gil-Hoon Cha, Jin-Hyeok Baek, Dae-Sik Moon, Yoon-Joo Eom, Tae-Sung Kim, Hyunyoon Cho, Younghoon Son, Seonghwan Kim, Jong-Wook Park, Sewon Eom, Si-Hyeong Cho, Young-Ryeol Choi, Seungseob Lee, Kyoung-Soo Ha, Youngseok Kim, Bo-Tak Lim, Dae-Hee Jung, Eungsung Seo, Kyoung-Ho Kim, Yoon-Gyu Song, Youn-Sik Park, Tae-Young Oh, Seung-Jun Bae, In-Dal Song, Seok-Hun Hyun, Joon-Young Park, Hyuck-Joon Kwon,Young-Soo Sohn, Jung-Hwan Choi, Kwang-Il Park, and Seong-Jin Jang
Samsung Electronics, Korea ---------- 153

S12-2 (2224) **MLC/3LC NAND Flash SSD Cache with Asymmetric Error Reduction Huffman Coding for Tiered Hierarchical Storage**
Hikaru Watanabe, Yoshiaki Deguchi, and Ken Takeuchi
Chuo University, Japan ---------- 157

S12-3 (2175) **Word-line Batch V_{TH} Modulation of TLC NAND Flash Memories for Both Write-Hot and Cold Data**
Yoshiaki Deguchi and Ken Takeuchi
Chuo University, Japan ---------- 161

S12-4 (2065) **A 16kb Column-based Split Cell-VSS, Data-Aware Write-Assisted 9T Ultra-Low Voltage SRAM with Enhanced Read Sensing Margin in 28nm FDSOI**
M. Sultan M. Siddiqui, Zhao Chuan Lee, and Tony Tae-Hyoung Kim
Nanyang Technological University, Singapore ---------- 165

S12-5 (2204) **An Energy-optimized (37840, 34320) Symmetric BC-BCH Decoder for Healthy Mobile Storages**
Seokha Hwang[1], Jaehwan Jung[2], Daesung Kim[3], Jeongseok Ha[2], In-Cheol Park[2], and Youngjoo Lee[4]
[1]Kwangwoon University, Korea
[2]Korea Advanced Institute of Science and Technology (KAIST), Korea
[3]SK Hynix, Korea
[4]Pohang University of Science and Technology (POSTECH), Korea ---------- 169

S12-6 (2178) **A 130nm 1Mb HfO_x Embedded RRAM Macro Using Self-Adaptive Peripheral Circuit System Techniques for 1.6X Work Temperature Range**
Feng Zhang[1], Dongyu Fan[1,2], Yuan Duan[1], Jin Li[1], Cong Fang[1], Yun Li[1], Xiaowei Han[3], Lan Dai[2], Chengying Chen[1], Jinshun Bi[1], Ming Liu[1], and Meng-Fan Chang[4]
[1]*Institute of Microelectronics Chinese Academy of Sciences, China*
[2]*North China University of Technology, China*
[3]*Xi'an UniIC Semiconductors Co., Ltd., China*
[4]*National Tsing Hua University, Taiwan* ---------- 173

Session 13

Wireless Receivers and Transmitters

S13-1 (2076) **A Reconfigurable Dual-Band WiFi/BT Combo Transceiver with Integrated 2G/BT SP3T, LNA/PA Achieving Concurrent Receiving and Wide Dynamic Range Transmitting in 40nm CMOS**
Meng-Hsiung Hung, Yi-Shing Shih, Chin-Fu Li, Wei-Kai Hong, Ming-Yeh Hsu, Chih-Hao Chen, Yu-Lun Chen, Chun-Wei Lin, and Yuan-Hung Chung
MediaTek Inc, Taiwan ---------- 177

S13-2 (2195) **A High-Speed DDFS MMIC with Frequency, Phase and Amplitude Modulations in 65nm CMOS**
Abdel Martinez Alonso, Masaya Miyahara, and Akira Matsuzawa
Tokyo Institute of Technology, Japan ---------- 181

S13-3 (2160) **A –121dBm Sensitivity, 2.8μJ/bit Rx, 8.8μJ/bit Tx, Narrowband transceiver for ARIB STD and IoT**
M. Kumarasamy Raja, Zhao Bin, Yan Dan Lei, Zhang Hongbao, Lim Wei Yi, and Chemmanda John Leo
*A*STAR (Agency for Science, Technology and Research), Singapore* ---------- 185

S13-4 (2121) **Detection of 3.0 THz wave with a detector in 65 nm standard CMOS process**
Tong Fang, Zhao-yang Liu, Li-yuan Liu, Yuan-yuan Li, Jun-qi Liu, Jian Liu, and Nan-jian Wu
University of Chinese Academy of Sciences, China ---------- 189

S13-5 (2217) **A 0.6-V 200-kbps 429-MHz Ultra-low-power FSK Transceiver in 90-nm CMOS**
Chun-Yuan Chiu, Zhen-Cheng Zhang, and Tsung-Hsien Lin
National Taiwan University, Taiwan ---------- 193

Session 14

Energy-efficient & Variation resilient Digital Circuits

S14-1 (2028) **An 82% Energy-Saving Change-Sensing Flip-Flop in 40nm CMOS for Ultra-Low Power Applications**
Van Loi Le[1,2], Juhui Li[2], Alan Chang[2], and Tony T. Kim[1]
[1]*Nanyang Technological University, Singapore*
[2]*NXP Semiconductors, Singapore* ---------- 197

S14-2 (2150) **NBTI/PBTI separated BTI monitor with 4.2x Sensitivity by Standard Cell Based Unbalanced Ring Oscillator**
Mitsuhiko Igarashi, Yoshio Takazawa, Yasumasa Tsukamoto, Kan Takeuchi, and Koji Shibutani
Renesas Electronics Corporation, Japan ---------- 201

S14-3 (2034) **A 0.44V-1.1V 9-Transistor Transition-Detector and Half-Path Error Detection Technique for Low Power Applications**
Xinchao Shang, Weiwei Shan, Longxing Shi, Xing Wan, and Jun Yang
Southeast University, China ---------- 205

S14-4 (2155) **HTD: A Light-Weight Holosymmetrical Transition Detector Based In-situ Timing Monitoring Technique for Wide-Voltage-Range in 40nm CMOS**
Wentao Dai, Weiwei Shan, Xinning Liu, and Jun Yang
Southeast University, China ---------- 209

Session 15

Nyquist-rate ADCs

S15-1 (2133) **A 0.5V 12-bit SAR ADC using Adaptive Time-Domain Comparator with Noise Optimization**
Chen-Che Kao, Sung-En Hsieh, and Chih-Cheng Hsieh
National Tsing Hua University, Taiwan ---------- 213

S15-2 (2203) **Range Pre-selection Sampling technique to reduce input drive energy for SAR ADCs**
Harijot Singh Bindra[1], Joeri Lechevallier[1], Anne-Johan Annema[1], Simon Louwsma[2], Ed van Tuijl[1,2], and Bram Nauta[1]
[1]*University of Twente, The Netherlands*
[2]*Teledyne DALSA, The Netherlands* ---------- 217

S15-3 (2064) **A 5-bit 2 GS/s Binary-Search ADC with Charge-Steering Comparators**
U-Fat Chio, Sai-Weng Sin[1], Seng-Pan U[1,2], Franco Maloberti[3], and R. P. Martins[1,4]
[1]*University of Macau, Macao, China*
[2]*Synopsys Macau Ltd., Macao, China*
[3]*University of Pavia, Italy*
[4]*Instituto Superior Técnico/Universidade de Lisboa, Portugal* ---------- 221

S15-4 (2083) **A 13-bit 160MS/s Pipelined Subranging-SAR ADC with Low-Offset Dynamic Comparator**
Weitao Li, Fule Li, Jia Liu, Hongyu Li, and Zhihua Wang
Tsinghua University, China ---------- 225

S15-5 (2114) **A 1.5fJ/Conv-step 10b 100kS/s SAR ADC with Gain-Boosted Dynamic Comparator**
Xiyuan Tang, Long Chen, Jeonggoo Song, and Nan Sun
The University of Texas at Austin, USA ---------- 229

Session 16

Machine Learning and Recognition SoCs

S16-1 (2137) **A 2.56mm^2 718GOPS Configurable Spiking Convolutional Sparse Coding Processor in 40nm CMOS**
Chester Liu, Sung-Gun Cho, and Zhengya Zhang
University of Michigan, USA ---------- 233

S16-2 (2206) **A 21mW Low-power Recurrent Neural Network Accelerator with Quantization Tables for Embedded Deep Learning Applications**
Jinmook Lee, Dongjoo Shin, and Hoi-Jun Yoo
Korea Advanced Institute of Science and Technology (KAIST), Korea ---------- 237

S16-3 (2015) **EQSCALE: Energy-Quality Scalable Feature Extraction Engine for Sub-mW Real-time Video Processing with 0.55 mm2 Area in 40nm CMOS**
Anastacia B. Alvarez[2], Gopalakrishnan Ponnusamy[1], and Massimo Alioto[1]
[1]*National University of Singapore, Singapore*
[2]*University of the Philippines, Philippines* ---------- 241

S16-4 (2227) **A Self-Powered Always-On Vision-based Wake-up Detector for Wearable Gesture User Interfaces**
Suhwan Cho, Seongrim Choi, Junsik Woo, Ara Kim, and Byeong-Gyu Nam
Chungnam National University, Korea ---------- 245

Session 17

Advanced Wireline Clock Generators and Transmitters

S17-1 (2094) **A 18-to-23 GHz -253.5dB-FoM Sub-Harmonically Injection-Locked ADPLL with ILFD Aided Adaptive Injection Timing Alignment Technique**
Zhao Zhang, Jincheng Yang, Liyuan Liu, Peng Feng, Jian Liu, and Nanjian Wu
University of Chinese Academy of Sciences, China ---------- 249

S17-2 (2115) **A 1.5-GHz Sub-Sampling Fractional-N PLL for Spread-Spectrum Clock Generator in 0.18-µm CMOS**
Chun-Yu Lin, Tun-Ju Wang, and Tsung-Hsien Lin
National Taiwan University, Taiwan ---------- 253

S17-3 (2191) **A 2.1Gbps 12-Channel Transmitter with Phase Emphasis Embedded Serializer for UHD Intra-panel Interface**
Jihwan Park, Joo-Hyung Chae, Yong-Un Jeong, Jae-Whan Lee, and Suhwan Kim
Seoul National University, Korea ---------- 257

S17-4 (2099) **A Low-Power Dual-Mode 20-Gb/s NRZ and 28-Gb/s PAM-4 Voltage-Mode Transmitter**
Hae-Woong Yang[1], Ashkan Roshan-Zamir[1], Young-Hoon Song[2], and Samuel Palermo[1]
[1]*Texas A&M University, USA*
[2]*NXP Semiconductor, USA* ---------- 261

Session 18

Analog Techniques

S18-1 (2117) **Subthreshold Voltage Reference With Nwell/Psub Diode Leakage Compensation for Low-Power High-Temperature Systems**
Inhee Lee, Dennis Sylvester, and David Blaauw
University of Michigan, USA ---------- 265

S18-2 (2192) **A Smart-Offset Analog LDO with 0.3V Minimum Input Voltage and 99.1% Current Efficiency**
Saurabh Chaubey and Ramesh Harjani
University of Minnesota, USA ---------- 269

S18-3 (2151) **A 762-µW 16.3-ps Resolution Digital Pulse Width Modulator Using Zooming Phase-Interpolator**
Masanobu Tsuji
ROHM Co., Ltd., Japan ---------- 273

S18-4 (2157) **Fully-Integrated AMLED Micro Display System With a Hybrid Voltage Regulator**
Junmin Jiang, Liusheng Sun, Xu Zhang, Shing Hin Yuen, Xianbo Li, Wing-Hung Ki, C. Patrick Yue, and Kei May Lau
The Hong Kong University of Science and Technology, Hong Kong ---------- 277

S18-5 (2197) **A Low-Voltage Low-Offset Dual Strong-Arm Latch Comparator**
Aikaterini Papadopoulou[1], Vladimir Milovanović[2], and Borivoje Nikolić[1]
[1]*University of California at Berkeley, USA*
[2]*University of Kragujevac, Serbia* ---------- 281

Session 19

High-resolution ADCs

S19-1 (2032) **A 5.35 mW 10 MHz Bandwidth CT Third-Order ΔΣ Modulator with Single Opamp Achieving 79.6/84.5 dB SNDR/DR in 65 nm CMOS**
Wei Wang[1], Yan Zhu[1], Chi-Hang Chan[1], Seng-Pan U[1,2], and Rui Paulo Martins[1,3]
[1]*University of Macau, China*
[2]*Synopsys Macau Ltd., China*
[3]*Instituto Superior Técnico/Universidade de Lisboa, Portugal* ---------- 285

S19-2 (2120) **A 72.9-dB SNDR 20-MHz BW 2-2 Discrete-Time Sturdy MASH Delta-Sigma Modulator Using Source-Follower-Based Integrators**
Yong-Sik Kwak, Kang-Il Cho, Ho-Jin Kim, Seung-Hoon Lee, and Gil-Cho Ahn
Sogang University, Korea ---------- 289

S19-3 (2042) **A Compact 87.1-dB DR Bandwidth-Scalable Delta-Sigma Modulator Based on Dynamic Gain-Bandwidth-Boosting Inverter for Audio Applications**
Young-Ha Hwang, Jun-Eun Park, and Deog-Kyoon Jeong
Seoul National University, Korea ---------- 293

S19-4 (2176) **A 172dB-FoM Pipelined SAR ADC Using a Regenerative Amplifier with Self-Timed Gain Control and Mixed-Signal Background Calibration**
Miguel Gandara[1], Paridhi Gulati[2], and Nan Sun[1]
[1]*The University of Texas at Austin, USA*
[2]*Analog Devices, Inc., USA* ---------- 297

Session 20

IPs for Emerging Applications

S20-1 (2016) **A Fully-Synthesizable C-Element Based PUF Featuring Temperature Variation Compensation with Native 2.8% BER, 1.02fJ/b at 0.8-1.0V in 40nm**
Sachin Taneja, Anastacia Alvarez, Gopalakrishnan Sadagopan, and Massimo Alioto
National University of Singapore, Singapore ---------- 301

S20-2 (2202) **A 0.37mm^2 LTE/Wi-Fi Compatible, Memory-Based, Runtime-Reconfigurable $2^n3^m5^k$ FFT Accelerator Integrated with a RISC-V Core in 16nm FinFET**
Angie Wang, Brian Richards, Palmer Dabbelt, Howard Mao, Stevo Bailey, Jaeduk Han, Eric Chang, James Dunn, Elad Alon, and Borivoje Nikolić
University of California, USA ---------- 305

S20-3 (2200) **A 65nm 376nA 0.4V Linear Classifier Using Time-Based Matrix-Multiplying ADC with Non-Linearity Aware Training**
Anvesha A and Arijit Raychowdhury
Georgia Institute of Technology, USA ---------- 309

S20-4 (2167) **A 1GHz Fault Tolerant Processor with Dynamic Lockstep and Self-recovering Cache for ADAS SoC Complying with ISO26262 in Automotive Electronics**
Jinho Han[1,2], Youngsu Kwon[1], Yong Cheol Peter Cho[1] , and Hoi-Jun Yoo[2]
[1]*Electronics and Telecommunications Research Institute(ETRI), Korea*
[2]*Korea Advanced Institute of Science and Technology(KAIST), Korea* ---------- 313

Session 21

High-performance RF Frequency-generation Techniques

S21-1 (2194) **A 77-GHz Mixed-Mode FMCW Signal Generator Based on Bang-Bang Phase Detector**
Jianfu Lin[1], Zheng Song[1], Nan Qi[2], Woogeun Rhee[1], and Baoyong Chi[1]
[1]*Tsinghua University, China*
[2]*Chinese Academy of Sciences, China* ---------- 317

S21-2 (2125) **A 7GHz-Bandwidth 31.5 GHz FMCW-PLL with Novel Twin-VCOs Structure in 65nm CMOS**
Shunli Ma,Jili Sheng, Ning Li, and Junyan Ren
Fudan University, China ---------- 321

S21-3 (2071) **A -245 dB FOM 48 fs rms jitter semi-digital PLL with intrinsic temperature compensation in 130 nm CMOS**
J. Anders[1], S. Bader[1], M. Dietl[2], P. Sareen[2], G. Rombach[2], S. Tambouris[2] , and M. Ortmanns[1]
[1]*University of Ulm, Germany*
[2]*Texas Instruments Germany, Germany* ---------- 325

S21-4 (2080) **An Ultra-Low Phase Noise All-Digital Multi-Frequency Generator Using Injection-Locked DCOs and Time-Interleaved Calibration**
Suneui Park, Heein Yoon, and Jaehyouk Choi
Ulsan national Institute of Science and Technology(UNIST), Korea ---------- 329