

# **2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig 2017)**

**Cancun, Mexico  
4 – 6 December 2017**



**IEEE Catalog Number: CFP17389-POD  
ISBN: 978-1-5386-3798-2**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17389-POD
ISBN (Print-On-Demand):	978-1-5386-3798-2
ISBN (Online):	978-1-5386-3797-5
ISSN:	2325-6532

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig17)

## Papers by Track

### General Sessions

Shijie Zhou, Rajgopal Kannan and Viktor Prasanna. Accelerating Low Rank Matrix Completion on FPGA.....1

Hanqing Zeng, Chi Zhang and Viktor Prasanna. Fast Generation of High Throughput Customized Deep Learning Accelerators on FPGAs.....8

Andreas Engel and Andreas Koch. Energy-Efficient Reconfiguration of Flash-based FPGAs in Heterogeneous Wireless Sensor Nodes.....16

Tobias Drewes, Jan Moritz Joseph, Thilo Pionteck. An FPGA-based Prototyping Framework for Networks-on-Chip.....24

Christopher Blochwitz, Raphael Klink, Jan Moritz Joseph and Thilo Pionteck. Continuous Live-Tracing as Debugging Approach on FPGAs.....31

Muhammad Hamdan and Diane T Rover. VHDL Generator for A High Performance Convolutional Neural Network FPGA-Based Accelerator.....39

Girish Deshpande and Dinesh Bhatia. Microchannels for Thermal Management in FPGAs.....45

Sizhuo Zhang, Hari Angepat and Derek Chiou. HGum: Messaging Framework for Hardware Accelerators.....50

Cesar Torres-Huitzil and Bernard Girau. Fault tolerance in neural networks: neural design and hardware implementation.....58

Bernard Girau and Cesar Torres-Huitzil. Optimal weight storage improves fault tolerance of SOMs.....64

Umer Farooq, Habib Mehrez and Muhammad Khurram Bhatti. Comparison of Direct and Switch-based Inter-FPGA Routing Interconnect for Multi-FPGA Systems.....70

Takuya Kojima, Naoki Ando, Hayate Okuhara and Hideharu Amano. Glitch-aware Variable Pipeline Optimization for CGRAs.....76

Benedikt Janßen, Fatih Korkmaz, Halil Derya, Michael Hübner, Mário Lopes Ferreira and João Canas Ferreira. Towards a Type 0 Hypervisor for Dynamic Reconfigurable Systems.....82

Siyuan Xu, Jianqi Chen and Benjamin Carrion Schafer. HW/SW Co-design Experimental Framework using Configurable SoCs.....89

Paul Rogers, Rajesh Kavasseri and Scott C. Smith. An FPGA-in-the-Loop Approach for HDL Motor Controller Verification.....95

David C. Keezer and Jingchi Yang. Biologically Inspired Hierarchical Structure for Self-Repairing FPGAs.....101

### **Track on High Performance Reconfigurable Computing**

Usman Tariq, Umer Cheema and Fahad Saeed. Power-Efficient and Highly Scalable Parallel Graph Sampling using FPGAs.....109

Rasha Karakchi, Lothrop Richards and Jason Bakos. A Dynamically Reconfigurable Automata Processor Overlay.....115

Lucas Bragança, Danilo Almeida, Jose Nacif, Carlos A Hernández-Martínez, Ismael Sánchez-Osorio and Ricardo Ferreira. Exploring the dynamics of large-scale gene regulatory networks using hardware acceleration on a heterogeneous CPU-FPGA platform.....123

Young H. Cho and Siddharth S. Bhargav. Fine-grained On-line Power Monitoring for Soft Microprocessor based System-on-Chip.....130

Fredy Augusto M. Alves, Peter Jamieson, Lucas B. da Silva, Ricardo S. Ferreira and José Augusto M. Nacif. Designing a Collision Detection Accelerator on a Heterogeneous CPU-FPGA Platform.....136

### **Track on Reconfigurable Computing for Signal Processing**

Éricles Sousa, Alexandru Tanase, Frank Hannig and Jürgen Teich. A Reconfigurable Memory Architecture for System Integration of Coarse-Grained Reconfigurable Arrays.....142

Metzli Ramirez Martinez, Francisco Sanchez-Fernandez, Philippe Brunet, Sidi Mohammed Senouci and El-Bay Bourenane. Dynamic management of a partial reconfigurable hardware architecture for pedestrian detection in regions of interest.....150

João Lopes, Diogo Sousa and João Canas Ferreira. Evaluation of CGRA architecture for real-time processing of biological signals on wearable devices.....157

### **Track on Reconfigurable Computing for Networks and Communications**

Tuncay Soylu, Oğuzhan Erdem, Aydın Carus and Edip S. Güner. Simple CART Based Real-Time Traffic Classification Engine on FPGAs.....164

Qianqiao Chen, Vaibhawa Mishra, Jose Nunez-Yanez and Georgios Zervas. Synchronizing reconfiguration of coherent functions on disaggregated FPGA resources.....172

Mario Ruiz, Gustavo Sutter, Sergio López-Buedo, Jose Fernando Zazo, and Jorge E. López de Vergara. An FPGA-Based Approach for Packet Deduplication in 100 Gigabit-per-Second Networks.....178

Jose Fernando Zazo, Sergio Lopez-Buedo, Mario Ruiz and Gustavo Sutter. A Single-FPGA Architecture for Detecting Heavy Hitters in 100 Gbit/s Ethernet links.....184

Michele Paolino, Sébastien Pinnerre and Daniel Raho. FPGA virtualization with accelerators overcommitment for Network Function Virtualization.....190

Hiroki Nakamura, Hirotaka Takayama, Yoshiaki Yamaguchi and Taisuke Boku. Thorough analysis of PCIe Gen3 Communication.....196

### **Track on Reconfigurable Computing for Security and Cryptography**

Ievgen Kabin, Zoya Dyka, Dan Kreiser and Peter Langendoerfer. Horizontal Address-Bit DPA against Montgomery kP Implementation.....202

Ahmad Salman, Ahmed Ferozpuri, Ekawat Homsirikamol, Panasayya Yalla, Jens-Peter Kaps and Kris Gaj. A Scalable ECC Processor Implementation for High-Speed and Lightweight with Side-Channel Countermeasures.....210

Anthony Brandon and Michael Trimarchi. Trusted Display and Input using Screen Overlays.....218

William Diehl, Abubakr Abdulgadir, Jens-Peter Kaps and Kris Gaj. Side-channel Resistant Soft Core Processor for Lightweight Block Ciphers.....224

Farnoud Farahmand, Ahmed Ferozpuri, William Diehl and Kris Gaj. Minerva: Automated Hardware Optimization Tool.....232

Panasayya Yalla and Jens-Peter Kaps. Evaluation of the CAESAR Hardware API for Lightweight Implementations.....240

Diogo Parrinha and Ricardo Chaves. Flexible and Low-Cost HSM based on Non-Volatile FPGAs.....246

Sreeja Chowdhury, Xiaolin Xu, Mark Tehranipoor, Domenic Forte. Aging Resilient RO PUF with Increased Reliability in FPGA.....254

## **Track on Multiprocessor Systems and Networks on Chip**

Jens Rettkowski and Diana Göhringer. Application-Specific Processing using High-Level Synthesis for Networks-on-Chip.....261

Pongstorn Maidee, Alireza Kaviani and Kevin Zeng. LinkBlaze: Efficient Global Data Movement for FPGAs.....268

Tripti Jain, Klaus Schneider and Ankesh Jain. Deriving Concentrators from Binary Sorters Using Half Cleaners.....276

Ian J. Barge and Cristinel Ababei. H.264 Video Decoder Implemented on FPGAs using 3x3 and 2x2 Networks-on-Chip.....282

## **Track on Productivity Environments and High Level Languages**

Daniel Noronha, Jose Pinilla and Steven Wilton. Rapid Circuit-Specific Inlining Tuning for FPGA High-Level Synthesis.....288

Lukas Sommer, Julian Oppermann, Jaco Hofmann and Andreas Koch. Synthesis of Interleaved Multithreaded Accelerators from OpenMP Loops.....294

Pedro Bruel, Alfredo Goldman, Sai Rahul Chalamalasetti and Dejan Milojicic. Autotuning High-Level Synthesis for FPGAs Using OpenTuner and LegUp.....301

Jan Moritz Joseph, Morten Mey, Kristian Ehlers, Christopher Blochwitz, Tobias Winker, Thilo Pionteck. Design Space Exploration for a Hardware-accelerated Embedded Real-Time Pose Estimation using Vivado HLS.....307

Andrew Boutros, Brett Grady, Mustafa Abbas and Paul Chow. Build Fast, Trade Fast: FPGA-based High-Frequency Trading using High-Level Synthesis.....315

## **PhD Forum**

Ibarra-Delgado Salvador, Sandoval-Arechiga Remberto, Maria Brox and Manuel A. Ortiz. Software Defined Network Controller: a neat solution administration for reconfigurable multi-core NoC.....321

Claudio Rubattu, Francesca Palumbo and Maxime Pelcat. Adaptive Software-Augmented Hardware Reconfiguration with Dataflow Design Automation.....325