

2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS 2017)

**Bhopal, India
18-20 December 2017**



**IEEE Catalog Number: CFP17C48-POD
ISBN: 978-1-5386-1357-3**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17C48-POD
ISBN (Print-On-Demand):	978-1-5386-1357-3
ISBN (Online):	978-1-5386-1356-6

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2017 IEEE International Symposium on Nanoelectronic and Information Systems

iNIS 2017

Table of Contents

Message from the General Chairs	xi
Message from the Technical Program Chairs	xii
Organizing Committee	xiii
Technical Program Committee	xv
Steering Committee	xix
Keynotes	xx

Session 01: Cyber Physical Systems

Design Optimization of DSP for Wearable Biomedical Device	1
<i>M. Naga Sasikanth, Sashank Gambhira, and Mrigank Sharad</i>	
Embedded Hardware Prototype for Gas Detection and Monitoring System in Android Mobile Platform	6
<i>Rahul Kurzekar, Hardik Arora, and Rahul Shrestha</i>	

Session 02 (Special): Reliability and Performance Aware SoC solutions for IoT Framework - Part 1

Reliability and Threat Analysis of NBTI Stress on DSP Cores	11
<i>Anirban Sengupta, Deepak Kachave, Shuba Neema, and Sri Harsha Panugothu</i>	
A Firefly Algorithm Driven Approach for High Level Synthesis	15
<i>Pallabi Sarkar, Anirban Sengupta, Santosh Rathlavat, and Mrinal Kanti Naskar</i>	
Mathematical Validation of HWT Based Lossless Image Compression	20
<i>Anirban Sengupta and Dipanjan Roy</i>	

Session 03: Low Power Quantum Computing

Lookup Table-Based Low-Power Implementation of Multi-channel Filters for Software Defined Radio	23
<i>Subhendu Kumar Sahoo and P. K. Meher</i>	
Design of Practical Parity Generator and Parity Checker Circuits in QCA	28
<i>Dharmendra Kumar, Chintoo Kumar, Shipra Gautam, and Debasis Mitra</i>	

Session 04: Emerging Technologies I

Design and Optimization of Single Electron Transistor Based 4-Bit Arithmetic and Logic Unit at Room Temperature Operation	34
<i>Rathin Joshi, Rutu Parekh, and Yash Agrawal</i>	
Realizing All Logic Operations Using mRNA-Ribosome System as a Post Si Alternative	40
<i>Pratima Chatterjee and Prasun Ghosal</i>	
Design of a High Performance Carry Generation Circuit for Ternary Full Adder Using CNTFET	46
<i>Subhendu Kumar Sahoo, Gangishetty Akhilesh, and Rasmita Sahoo</i>	

Session 05: NoCs and Memory

Energy Efficient NoC Router for High Throughput Applications in Many-Core GPUs	50
<i>Shrestha Bansal, Hemanta Kumar Mondal, Sri Harsha Gade, and Sujay Deb</i>	
Routing Algorithm for Application-Specific Network-on-Chip with Irregular Core Sizes	56
<i>Grandhi Sai Anirudh and Soumya J</i>	
STT-MRAM for Low Power Access for Read-Intensive Parallel Deep-Learning Architectures	61
<i>Saranyu Chattopadhyay, Kaustav Brahma, Arkaprova Ray, and Mrigank Sharad</i>	

Session 06 (Special): Reliability and Performance Aware SoC solutions for IoT Framework - Part 2

Comprehensive Operation Chaining Based Schedule Delay Estimation During High Level Synthesis	66
<i>Vipul Kumar Mishra and Anirban Sengupta</i>	
Cost Aware Majority Logic Synthesis for Emerging Technologies	69
<i>Vipul Kumar Mishra</i>	

Session 07: Emerging Technologies II

Implementation of a 6 GHz MEMS Switch	74
<i>Saurabh Chaturvedi, Mladen Božanić, and Saurabh Sinha</i>	
Towards the Approximation of Cell Wise Switching Time in Quantum-Dot Cellular Automata	78
<i>Soudip Sinha Roy</i>	
Fault Tolerance and Temperature Stability: The Dynamic Error Estimation in Quantum-Dot Cellular Automata	84
<i>Soudip Sinha Roy</i>	

Session 08 (Special): Emerging Nanoscale Transistors for Biosensing and IoT applications

Tunneling Field Effect Transistors for Energy Efficient Logic, Sensor Interface and 3D IC Circuits for IoT Platforms	90
<i>Japa Aditya, T. Nagateja, and Ramesh Vaddi</i>	
SiGe Source Charge Plasma TFET for Biosensing Applications	93
<i>Nawaz Shafi, Chitrakant Sahu, C. Periasamy, and Jawar Singh</i>	

Session 09: Security and Privacy

Neutralization of the Effect of Hardware Trojan in SCADA System Using Selectively Placed TMR	99
<i>Nagendra Babu Gunti and Karthikeyan Lingasubramanian</i>	
Fault Sensitive Neutralization of Hardware Trojans Using Multi-level Triple Modular Redundancy Scheme	105
<i>Nagendra Babu Gunti and Karthikeyan Lingasubramanian</i>	
A Novel Intrusion Detection Algorithm: An AODV Routing Protocol Case Study	111
<i>Gurveen Vaseer, Garima Ghai, and Pushpinder Singh Patheja</i>	

Session 10 (Special): Circuit Design in Rebooting Computing

Security Evaluation of MTJ/CMOS Circuits Against Power Analysis Attacks	117
<i>S. Dinesh Kumar and Himanshu Thapliyal</i>	
Quantum Circuit Designs of Integer Division Optimizing T-Count and T-Depth	123
<i>Himanshu Thapliyal, T. S. S. Varun, Edgard Munoz-Coreas, Keith A. Britt, and Travis S. Humble</i>	

Session 11: ADC and Amplifiers

High Performance Sense Amplifier Based Flip Flop for Driver Applications	129
<i>Anoop D, Nithin Kumar Y. B., and Vasantha M. H.</i>	
A Novel Low Power High Speed BEC for 2GHz Sampling Rate Flash ADC in 45nm Technology	133
<i>Sarfraz Hussain, Rajesh Kumar, and Gaurav Trivedi</i>	
Comparison and Design of Dynamic Comparator in 180nm SCL Technology for Low Power and High Speed Flash ADC	139
<i>Sarfraz Hussain, Rajesh Kumar, and Gaurav Trivedi</i>	

Session 12 (Special): Applications of Big Data Analytics and IoT for Tomorrow's Smart City

An Automated Game Theoretic Approach for Cooperative Road Traffic Management in Disaster	145
<i>Samya Muhuri, Debasree Das, and Susanta Chakraborty</i>	
Security Enhancements to System on Chip Devices for IoT Perception Layer	151
<i>Sudeendra Kumar K, Sauvagya Sahoo, Abhishek Mahapatra, Ayas Kanta Swain, and K.K. Mahapatra</i>	
An Efficient MapReduce-Based Adaptive K-Means Clustering for Large Dataset	157
<i>Tapan Chowdhury, Arijit Mukherjee, and Susanta Chakraborty</i>	

Session 13: MOSFET Design

Enhanced Look-Up Table Approach for Modeling of Floating Body SOI MOSFET	163
<i>Sitansusekhar Roymohapatra, Ganesh R Gore, Akanksha Yadav, Mahesh B. Patil, Krishnan S Rengrajan, and Maryam Shojaei Baghini</i>	
Analysis of Barrier Layer Thickness on Performance of In1-xGaxAs Based Gate Stack Cylindrical Gate Nanowire MOSFET	N/A
<i>Sanjeev Kumar Sharma, Balwinder Raj, Mamta Khosla, and Jeetendra Singh</i>	
Basic CMOS Gate Design by Mixed-Mode Analysis of Step-Channel TMDG-MOSFET	173
<i>Pankaj Kumar, Syed Samsuz Zaman, Mansh Pratim Sarma, Ashok Ray, and Gaurav Trivedi</i>	
Modeling of Threshold Voltage and Subthreshold Current for P-Channel Symmetric Double-Gate MOSFET in Nanoscale Regime	179
<i>Rekib Uddin Ahmed and Prabir Saha</i>	

Session 14: Image and Signal Processing

Digital Video Stabilization- Review with a Perspective of Real Time Implementation	184
<i>Mohammed Ahmed</i>	

Session 15: Hardware Devices and Layout

Gate Metal Work Function Engineering for the Improvement of Electrostatic Behaviour of Doped Tunnel Field Effect Transistor	190
<i>Deepak Soni, Dheeraj Sharma, Shivendra Yadav, Mohd. Aslam, Dharmendra Singh Yadav, and Neeraj Sharma</i>	
A Comparative Study of GaP/SiGe Hetero Junction Double Gate Tunnel Field Effect Transistor	195
<i>Dharmendra Singh Yadav, Dheeraj Sharma, Sukeshni Tirkey, Deepak Soni, Deepak G. Sharma, Shriya Bajpai, and Neeraj Sharma</i>	
Design and Simulation of SF-FinFET and SD-FinFET and Their Performance in Analog, RF and Digital Applications	200
<i>Syed Samsuz Zaman, Pankaj Kumar, Manash Pratim Sarma, Ashok Ray, and Gaurav Trivedi</i>	

Session 16 (Special): MOS Current Mode Logic: An Alternative for High Speed Signaling

A Design Methodology for MOS Current Mode Logic VCO	206
<i>Abir J Mondal, Alak Majumder, and Bidyut K Bhattacharyya</i>	
A 90nm Novel MUX-Dual Latch Design Approach for Gigascale Serializer Application	210
<i>Monalisa Das, Alak Majumder, Abir J Mondal, and Bidyut K Bhattacharyya</i>	

Session 17: Low Power and Reliability

Leakage Reduction in DT8T SRAM Cell Using Body Biasing Technique	215
<i>Rajani Suthar, Kirti S. Pande, and Murty N.S.</i>	
A Single-Ended Read Decoupled 9T SRAM Cell for Low Power Applications	220
<i>S. R. Mansore, R. S. Gamad, and D. K. Mishra</i>	

Session 18 (Special): Gated Clock Distribution for Silicon Chips

Current Profile Generated by Gating Logic Reduces Power Supply Noise of Integrated CPU Chip	224
<i>Alak Majumder and Pritam Bhattacharjee</i>	
Binary Counter Based Gated Clock Tree for Integrated CPU Chip	229
<i>Bipasha Nath and Alak Majumder</i>	

Session 19: Student Research Forum

Design and Analysis of Schmitt Trigger Based 10T SRAM in 32 nm Technology	234
<i>Amit Singh Rajput, Manisha Pattanaik, and R.K. Tiwari</i>	
An Efficient & Effective Approach of Chip Power Calculation by Unified Power Format (UPF)	N/A
<i>Arti Devulapalli, Akhilesh Chandra Mishra, and D. Prem Prasad</i>	

Session 20 (Special): Networks-on-Chip Architecture

A Power, Thermal and Reliability-Aware Network-on-Chip	243
<i>Ashish Sharma, Yogendra Gupta, Sonal Yadav, Lava Bhargava, Manoj Singh Gaur, and Vijay Laxmi</i>	

Session 21 (Special): Secured High Performance Nanoscale System Design for Tomorrow

Microprocessor Based Physical Unclonable Function	246
<i>Sudeendra kumar K, Sauvagya Sahoo, Abhishek Mahapatra, Ayas Kanta Swain, and K.K. Mahapatra</i>	
On-chip RO-Sensor for Recycled IC Detection	252
<i>Sauvagya Ranjan Sahoo, Sudeendra K, A. Mahapatra, A.K. Swain, and K.K. Mahapatra</i>	
MSM: Performance Enhancing Area and Congestion Aware Network-on-Chip Architecture	257
<i>Tuhin Subhra Das and Prasun Ghosal</i>	

Session 22 (Special): IoT and Smart Cities

Rapid Prototyping IoT End Applications Using Software Development Kits and Add on Plugins	263
<i>Manoj R and Adrian Fernandez</i>	

Author Index	268
---------------------------	-----