

2017 7th International Symposium on Embedded Computing and System Design (ISED 2017)

**Durgapur, India
18-20 December 2017**



**IEEE Catalog Number: CFP1775L-POD
ISBN: 978-1-5386-3033-4**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1775L-POD
ISBN (Print-On-Demand):	978-1-5386-3033-4
ISBN (Online):	978-1-5386-3032-7
ISSN:	2473-9421

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

EDA FOR CYBER-PHYSICAL SYSTEMS	1
<i>Samarjit Chakraborty</i>	
THREE-DIMENSIONAL EMERGING NONVOLATILE MEMORY FOR THE HIGH-DENSITY AND NEUROMORPHIC APPLICATIONS	3
<i>Writam Banerjee ; Ming Liu</i>	
SECURITY OF AUTONOMOUS VEHICLE AS A CYBER-PHYSICAL SYSTEM	8
<i>Anupam Chattopadhyay ; Kwok-Yan Lam</i>	
ABNORMALITY ANALYSIS OF PCG SIGNAL USING VMD AND MLP NEURAL NETWORK	14
<i>Sinam Ajitkumar Singh ; Abhishek Verma ; Shuvam Chhetry ; Swanirbhar Majumder</i>	
DESIGN OF ALL COLOR LINE FOLLOWER SENSOR WITH AUTO CALIBRATION ABILITY	19
<i>Kunal Khade ; Revati Naik ; Amey Patil</i>	
AN EMPIRICAL STUDY ON PERFORMANCE OF BRANCH PREDICTORS WITH VARYING STORAGE BUDGETS	24
<i>Moumita Das ; Ansuman Banerjee ; Bhaskar Sardar</i>	
TSV REPAIRING FOR 3D ICS USING REDUNDANT TSV	29
<i>Sudeep Ghosh ; Surajit Kumar Roy ; Hafizur Rahaman ; Chandan Giri</i>	
K-NEAREST NEIGHBOUR (KNN) APPROACH USING SAT BASED TECHNIQUE FOR RECTILINEAR STEINER TREE CONSTRUCTION	34
<i>Sudeshna Kundu ; Suchismita Roy ; Shyamapada Mukherjee</i>	
A NEW MEMORY SCHEDULING POLICY FOR REAL TIME SYSTEMS	39
<i>Ankita Samaddar ; Moumita Das ; Ansuman Banerjee</i>	
DESIGN OF NONVOLATILE MRAM BITCELL	43
<i>Nikita Gupta ; Pragati Thakur ; Shashank Kumar Dubey ; Aminul Islam</i>	
EFFICIENT VLSI DESIGN OF CAVLC DECODER OF H.264 FOR HD VIDEOS	47
<i>Rohan Mukherjee ; Anupam Banerjee ; Indrajit Chakrabarti ; Pranab Kumar Dutta ; Ajoy Kumar Ray</i>	
A SELF-BANDWIDTH SWITCHING & AREA-EFFICIENT PLL USING MULTIPLEXER-CONTROLLED FREQUENCY SELECTOR	51
<i>B. Dinesh Kumar ; Sumit Pandey ; Puneet Arora ; Rahul Shrestha</i>	
FAULT-TOLERANT APPLICATION SPECIFIC NETWORK-ON-CHIP DESIGN	56
<i>Parth Shah ; Abhishek Kanniganti ; J. Soumya</i>	
DESIGN OF REVERSIBLE BIDIRECTIONAL LOGARITHMIC BARREL SHIFTER	61
<i>Mrinal Goswami ; Aron Narzary ; Govind Raj ; Bibhash Sen</i>	
CIFR: A COMPLETE IN-PLACE FAULT REMAPPING STRATEGY FOR CMP CACHE USING DYNAMIC REUSE DISTANCE	65
<i>Avishek Choudhury ; Biplab K Sikdar</i>	
ADAPTIVE MEDICAL DETECTION SYSTEM: AN ITERATIVE AVERAGING METHOD FOR AUTOMATED DETECTION ANALYSIS USING DMFBS	70
<i>Pranab Roy ; Amiya Sahoo ; Hafizur Rahaman</i>	
TOWARDS LIGHTWEIGHT SATISFIABILITY SOLVERS FOR SELF-VERIFICATION	76
<i>Fritjof Bornebusch ; Robert Wille ; Rolf Drechsler</i>	
A SECURE PARTIAL ENCRYPTION SCHEME BASED ON BIT PLANE MANIPULATION	81
<i>Bhaskar Mondal ; Tarni Mandal ; Punj Kumar ; Neel Biswas</i>	
SINGLE CYCLE RISC-V MICRO ARCHITECTURE PROCESSOR AND ITS FPGA PROTOTYPE	86
<i>Don Kurian Dennis ; Ayushi Priyam ; Sukhpreet Singh Virk ; Sajal Agrawal ; Tanuj Sharma ; Arijit Mondal ; Kailash Chandra Ray</i>	
IMPLEMENTATION OF ADAPTIVE IMAGE COMPRESSION ALGORITHM USING VARYING BIT-LENGTH DAUBECHIES WAVELET COEFFICIENT WITH THREE-LEVEL ENCRYPTION ON ZYNQ 7000	91
<i>Pranose J Edavoor ; Sithara Raveendran ; Amol D Rahulkar</i>	
DESIGN AND IMPLEMENTATION OF PID CONTROLLER BASED ON ORTHOGONAL WAVELET FILTER-BANKS IN FPGA	97
<i>Priyanandini Das ; Pranose J Edavoor ; Sithara Raveendran ; Sunil Rathore ; Amol D Rahulkar</i>	
LOOKAHEAD LEGALIZATION BASED GLOBAL PLACEMENT FOR HETEROGENEOUS FPGAS	103
<i>Sharbani Purkayastha ; Shyamapada Mukherjee</i>	

A PLACEMENT OPTIMIZATION TECHNIQUE FOR 3D IC	108
<i>Sabyasachee Banerjee ; Subhashis Majumder ; Abhishek Varma ; Debesh K. Das</i>	
NON-PREEMPTIVE MULTIPROCESSOR SCHEDULING FOR PERIODIC REAL-TIME TASKS	113
<i>Jaishree Mayank ; Arijit Mondal</i>	
PERFORMANCE ANALYSIS OF VIRTUALIZED EMBEDDED COMPUTING SYSTEMS	119
<i>Deepa Mathew ; Bijoy A. Jose</i>	
MAXIMUM DATA GATHERING THROUGH SPEED CONTROL OF PATH-CONSTRAINED MOBILE SINK IN WSN	124
<i>Naween Kumar ; Dinesh Dash</i>	
OPTIMAL PLACEMENT OF UPFC ACROSS A TRANSMISSION LINE CONSIDERING TECHNO-ECONOMIC ASPECTS WITH PHYSICAL LIMITATION	128
<i>Sourav Das ; Mayuree Shegaonkar ; Mrityunjay Gupta ; Parimal Acharjee</i>	
APPLICATION OF VARIATIONAL MODE DECOMPOSITION AND ABC OPTIMIZED DAG-SVM IN ARRHYTHMIA ANALYSIS	133
<i>Sandeep Raj ; Kailash Chandra Ray</i>	
EFFECT OF OPTIMAL ALLOCATION OF MULTIPLE DG AND D-STATCOM IN RADIAL DISTRIBUTION SYSTEM FOR MINIMIZING LOSSES AND THD	138
<i>Atma Ram Gupta</i>	
SECURITY ASSESSMENT OF SYNTHESIZED ACTUATION SEQUENCES FOR DIGITAL MICROFLUIDIC BIOCHIPS	143
<i>Pushpita Roy ; Ansuman Banerjee</i>	
FRACTIONAL ORDER BUTTERWORTH FILTER DESIGN USING ARTIFICIAL BEE COLONY ALGORITHM	147
<i>Atul Kumar Dwivedi ; Sandeep Kumar Bhatt ; Subhojit Ghosh</i>	
A DOUBLE TRENCH 4H — SIC MOSFET AS AN ENHANCED MODEL OF SIC UMOFET	152
<i>Alisha Oraon ; Shradha Shreya ; Renuka Kumari ; Aminul Islam</i>	
OTORNOC: OPTICAL TREE OF RINGS NETWORK ON CHIP FOR 1000 CORE SYSTEMS	157
<i>Soumyajit Poddar ; Suraj ; Amit Kumar Yadav ; Hafizur Rahaman</i>	
AN APPROACH FOR AREA AND POWER OPTIMIZATION OF FLIPPING 3-D DISCRETE WAVELET TRANSFORM ARCHITECTURE	162
<i>Ganapathi Hegde ; Kotha Srinivasa Reddy ; T K Ramesh</i>	
VOLTAGE MODE UNIVERSAL FILTER DESIGN USING CCDDCCTA	167
<i>Rupam Das ; Kaustav Mallick ; Tunisha Tanvi ; Kanishka Sah</i>	
AN OPTIMIZED PIPELINED ARCHITECTURE OF SHA-256 HASH FUNCTION	171
<i>Meelu Padhi ; Ravindra Chaudhari</i>	
DESIGN OF AN ALL-DIGITAL, LOW POWER TIME-TO-DIGITAL CONVERTER IN 0.18μM CMOS	175
<i>Ankur Pokhara ; Jatin Agrawal ; Biswajit Mishra</i>	
ALL OPTICAL DESIGN OF COST EFFICIENT MULTIPLIER CIRCUIT USING TERAHERTZ OPTICAL ASYMMETRIC DEMULTIPLEXER	180
<i>Arpan Manna ; Subham Saha ; Rakesh Das ; Chandan Bandyopadhyay ; Hafizur Rahaman</i>	
DETECTION AND LOCALIZATION OF APPEARANCE FAULTS IN REVERSIBLE CIRCUITS	185
<i>Bappadiya Mondal ; Chandan Bandyopadhyay ; Hafizur Rahaman</i>	
MULTIROTOR PERFORMANCE OPTIMIZATION USING GENETIC ALGORITHM	190
<i>Umang Agarwal</i>	
A CAD APPROACH FOR ON-CHIP PDN WITH POWER AND SUPPLY NOISE REDUCTION FOR MULTI-VOLTAGE SOCS IN PRE-LAYOUT STAGE	195
<i>Moumita Chakraborty ; Debasri Saha ; Amlan Chakrabarti</i>	
SURVEY ON ROUTING PROTOCOLS FOR INTERNET OF THINGS	199
<i>Archana Bhat ; V. Geetha</i>	
COST EFFECTIVE REALIZATION OF XOR LOGIC IN QCA	204
<i>Mrinal Goswami ; Kumar Mohit ; Bibhash Sen</i>	
A SUPERVISED MANIPURI OFFLINE SIGNATURE VERIFICATION SYSTEM WITH GLOBAL AND LOCAL FEATURES	209
<i>Teressa Longjam ; Dakshina Ranjan Kisku</i>	
Author Index	