

2017 32nd Conference on Design of Circuits and Integrated Systems (DCIS 2017)

**Barcelona, Spain
22 – 24 November 2017**



**IEEE Catalog Number: CFP17DCI-POD
ISBN: 978-1-5386-5109-4**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17DCI-POD
ISBN (Print-On-Demand):	978-1-5386-5109-4
ISBN (Online):	978-1-5386-5108-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

FULL-3D PRINTED ELECTRONICS PROCESS USING STEREOLITHOGRAPHY AND ELECTROLESS PLATING	1
<i>A. Salas-Barenys ; N. Vidal ; J. Sieiro ; J. M. López-Villegas ; B. Medina-Rodríguez ; F. M. Ramos</i>	
DETECTABILITY OF STRUCTURAL DEFECTS USING OCTREE ENCODING	5
<i>Álvaro Gómez-Pau ; Luz Balado ; Joan Figueras</i>	
BULK-BASED DC OFFSET CALIBRATION FOR LOW-POWER MEMRISTOR ARRAY READ-OUT SYSTEM	11
<i>Charanraj Mohan ; Luis A. Camuñas-Mesa ; Elisa Vianello ; Luca Perniola ; Carlo Reita ; José M. de la Rosa ; Teresa Serrano-Gotarredona ; Bernabé Linares-Barranco</i>	
ADMITTANCE MEMORY CYCLES OF TA₂O₅-ZRO₂-BASED RRAM DEVICES	16
<i>S. Dueñas ; H. Castán ; O. G. Ossorio ; L. A. Domínguez ; H. García ; K. Kalam ; K. Kukli ; M. Ritala ; M. Leskelä</i>	
A COMPARISON STUDY OF TIME-DEPENDENT DIELECTRIC BREAKDOWN FOR ANALOG AND DIGITAL CIRCUIT'S OPTIMAL ACCELERATED TEST REGIONS	20
<i>Kexin Yang ; Taizhi Liu ; Rui Zhang ; Linda Milor</i>	
SHORT AND LONG DISTANCE MARKER DETECTION TECHNIQUE IN OUTDOOR AND INDOOR ENVIRONMENTS FOR EMBEDDED SYSTEMS	26
<i>Álvaro Díaz ; Daniel Peña ; Eugenio Villar</i>	
DESIGN AND VALIDATION OF A PLATFORM FOR ELECTROMAGNETIC FAULT INJECTION	32
<i>Josep Balasch ; Daniel Arumí ; Salvador Manich</i>	
MODELING FOR SRAM RELIABILITY DEGRADATION DUE TO GATE OXIDE BREAKDOWN WITH A COMPACT CURRENT MODEL	38
<i>Rui Zhang ; Taizhi Liu ; Kexin Yang ; Linda Milor</i>	
CRYPTO-TEST-LAB FOR SECURITY VALIDATION OF ECC CO-PROCESSOR TEST INFRASTRUCTURE	43
<i>Emili Lupon ; Rosa Rodríguez-Montañés ; Salvador Manich</i>	
BREAK EVEN TIME ANALYSIS USING EMPIRICAL OVERHEAD PARAMETERS FOR EMBEDDED SYSTEMS ON SOTB TECHNOLOGY	49
<i>Carlos Cortes ; Hideharu Amano ; Nobuyuki Yamasaki</i>	
AUTOMATED TEST PROGRAM REORDERING FOR EFFICIENT SBST	55
<i>R. Cantoro ; E. Cetrulo ; E. Sanchez ; M. Sonza Reorda ; A. Voza</i>	
SPICE MODEL FOR THE RAMP RATE EFFECT IN THE RESET CHARACTERISTIC OF MEMRISTIVE DEVICES	61
<i>Alberto Rodríguez-Fernandez ; Jordi Suñé ; Enrique Miranda ; Mireia Bargalló Gonzalez ; Francesca Campabadal ; Mohamad Moner Al Chawa ; Rodrigo Picos</i>	
RANDOM FOREST TRAINING STAGE ACCELERATION USING GRAPHICS PROCESSING UNITS	65
<i>Abián Hernández ; Himar Fabelo ; Samuel Ortega ; Abelardo Báez ; Gustavo M. Callicó ; Roberto Sarmiento</i>	
MERGING SMART WEARABLE DEVICES AND WIRELESS MESH NETWORKS FOR COLLABORATIVE SENSING	71
<i>Jaime Zornoza ; Gabriel Mujica ; Jorge Portilla ; Teresa Riesgo</i>	
BODY BIAS GENERATORS FOR ULTRA LOW VOLTAGE CIRCUITS IN FDSOI TECHNOLOGY	77
<i>Diego Justo ; David Cavalheiro ; Francesc Moll</i>	
FPGA SYNTHESIS OF AN STEREO IMAGE MATCHING ARCHITECTURE FOR AUTONOMOUS MOBILE ROBOTS	83
<i>G. Doménech-Asensi ; R. Ruiz-Merino ; J. Zapata ; J. A. López-Alcantud ; J. A. Díaz-Madrid</i>	
A 0.2V-TO-5V FULLY-INTEGRATED RECONFIGURABLE BUCK/BOOST SWITCHED-CAPACITOR VOLTAGE REGULATOR FOR SELF-POWERED WIRELESS SENSORS	89
<i>Kang Wei ; D. Brian Ma</i>	
VARIABLE-LENGTH TRANSMISSION LINES FOR SELF-HEALING SYSTEMS AND RECONFIGURABLE MILLIMETER-WAVE INTEGRATED CIRCUITS	95
<i>David del Rio ; Inaki Gurutzeaga ; Hector Solar ; Andoni Beriain ; Ainhoa Rezola ; Igone Velez ; Roc Berenguer</i>	
SKIN EFFECT FORMULA FOR METAL STRIPS IN LAMINATED SUBSTRATES	100
<i>Saiyd Ahyoune ; Javier Sieiro ; María N. Vidal ; José M. López-Villegas</i>	

CCO-BASED ANALOG FRONT-END FOR ISTENTS	104
<i>J. A. Miguel ; Y. Lechuga ; M. A. Allende ; M. Martinez</i>	
DESIGN METHODOLOGY FOR POWER-EFFICIENT SC DELTA-SIGMA MODULATORS BASED ON SWITCHED-VMAS	110
<i>Jose Cisneros-Fernández ; Lluís Terés ; Michele Dei ; Francisco Serra-Graells</i>	
Author Index	