

2017 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS 2017)

**Pythagorion, Greece
17-20 July 2017**



**IEEE Catalog Number: CFP1752A-POD
ISBN: 978-1-5386-3438-7**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1752A-POD
ISBN (Print-On-Demand):	978-1-5386-3438-7
ISBN (Online):	978-1-5386-3437-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

SESSION 1: Architectures and Accelerators	1
Exploring Different Execution Paradigms in Exposed Datapath Architectures with Buffered Processing Units	1
<i>Anoop Bhagyanath and Klaus Schneider</i>	
RACOS: Transparent Access and Virtualization of Reconfigurable Hardware Accelerators	11
<i>Charalampos Vatsolakis and Dionisios Pnevmatikatos</i>	
System on Chip Generation for Multi-Sensor and Sensor Fusion Applications	20
<i>Tobias Lieske, Benjamin Pfundt, Steffen Vaas, Marc Reichenbach, and Dietmar Fey</i>	
An Event-based Network-on-Chip Debugging System for FPGA-based MPSoCs	30
<i>Habib ul Hasan Khan, Jens Rettkowski, Mohamed Eldafrawy, and Diana Göhringer</i>	
SESSION 2: Modelling and Simulation	38
SysRT: A Modular Multiprocessor RTOS Simulator for Early Design Space Exploration	38
<i>Jun Xiao, Andy Pimentel, and Giuseppe Lipari</i>	
Network/System Co-Simulation for Design Space Exploration of IoT Applications	46
<i>Zhuoran Zhao, Vasileios Tsoutsouras, Dimitrios Soudris, and Andreas Gerstlauer</i>	
A Generic Processing in Memory Cycle Accurate Simulator under Hybrid Memory Cube Architecture	54
<i>Geraldo F. Oliveira, Paulo C. Santos, Marco A. Z. Alves, and Luigi Carro</i>	
System Simulation with gem5 and SystemC The Keystone for Full Interoperability	62
<i>Christian Menard, Jeronimo Castrillon, Matthias Jung, and Norbert When</i>	

SESSION 3: ASIPs and Hardware Accelerators	70
<hr/>	
SPynq: Acceleration of Machine Learning Applications over Spark on Pynq	70
<i>Christoforos Kachris, Elias Koromilas, Ioannis Stamelos, and Dimitrios Soudris</i>	
Balanced Application-Specific Processor System for Efficient SIFT-Feature Detection	78
<i>Julian Hartig, Guillermo Payá Vayá, Nico Mentzer, and Holger Blume</i>	
Analyzing the Trade-Off between Power Consumption and Beamforming Algorithm Performance using a Hearing Aid ASIP	88
<i>Lukas Gerlach, Guillermo Payá Vayá, Shuang Liu, Moritz Weißbrich, Holger Blume, Daniel Marquardt, and Simon Doclo</i>	
SESSION 4: Neural Networks	97
<hr/>	
Can a reconfigurable architecture beat ASIC as a CNN accelerator?	97
<i>Syed M. A. H. Jafri, Ahmed Hemani, and Dimmitrios Stathis</i>	
Adaptive Runtime Exploiting Sparsity in Tensor of Deep Learning Neural Network on Heterogeneous Systems	105
<i>Kuo-You Peng, Sheng-Yu Fu, Yu-Ping Liu, and Wei-Chung Hsu</i>	
Neuromorphic Self-Organizing Map Design for Classification of Bioelectric-Timescale Signals	113
<i>Johan Mes, Ester Stienstra, Xuefei You, Sumeet S. Kumar, Amir Zjajo, Carlo Galuzzi, and Rene van Leuken</i>	
SESSION 5: Application Analysis and Optimization	121
<hr/>	
Evaluation of Fine-grained Parallelism in AUTOSAR Applications	121
<i>Alexander Stegmeier, Sebastian Kehr, Dave George, Christian Bradatsch, Milos Panic, Bert Bödekker, and Theo Ungerer</i>	
FPGA-based Evaluation Platform for Disaggregated Computing	129
<i>Dimitris Theodoropoulos, Nikolaos Alachiotis, and Dionisios Pnevmatikatos</i>	
Towards Real-Time Whisker Tracking in Rodents for Studying Sensorimotor Disorders	137
<i>Yang Maz, Prajith Ramakrishnan Geethakumari, Georgios Smaragdos, Sander Lindeman, Vincenzo Romano, Mario Negrello, Ioannis Sourdis, Laurens W.J. Bosman, Chris I. De Zeeuw, Zaid Al-Ars, and Christos Strydis</i>	
Algorithmic and memory optimizations on multiple application mapping onto FPGAs	146
<i>Harry Sidiropoulos, Ioannis Koutras, Dimitrios Soudris, and Kostas Siozios</i>	
SESSION 6: Compiler Optimizations	154
<hr/>	
Extraction of Recursion Level Parallelism for Embedded Multicore Systems	154
<i>Miguel Angel Aguilar, Rainer Leupers, Gerd Ascheid, and Juan Fernando Eusse</i>	
Dynamic Function Specialization	163
<i>Arif Ali AP and Erven Rohou</i>	

Exposed Datapath Optimizations for Loop Scheduling	171
<i>Heikki O. Kultala, Pekka O. Jääskeläinen, Johannes Ijzerman, Lasse K. Lehtonen, Timo T. Viitanen, Markku J. Mäkitalo, and Jarmo H. Takala</i>	

Using a Genetic Algorithm Approach to Reduce Register File Pressure during Instruction Scheduling	179
<i>Florian Giesemann, Guillermo Payá Vayá, Lukas Gerlach, and Holger Blume</i>	

SESSION 7: Application Mapping and Scheduling	188
--	------------

Run-time Mapping Algorithm for Dynamic Workloads using Process Merging Transformations	188
<i>Sima Sinaei, Omid Fatemi, and Andy D. Pimentel</i>	

DVFS-Enabled Power-Performance Trade-Off in MPSoC SW Application Mapping	196
<i>Gereon Onnebrink, Florian Walbroel, Jonathan Klimt, Rainer Leupers, and Gerd Ascheid</i>	

Energy-Efficient Scheduling of Throughput-Constrained Streaming Applications by Periodic Mode Switching	203
<i>Sobhan Niknam and Todor Stefanov</i>	

Relaxed Subgraph Execution Model for the Throughput Evaluation of IBSDF Graphs	213
<i>Hamza Deroui, Karol Desnos, Jean-Francois Nezan, and Alix Munier-Kordon</i>	

SPECIAL SESSION ON: Virtual Prototyping of Parallel and Embedded Systems (VIPES)	221
---	------------

A New State Model for DRAMs Using Petri Nets	221
<i>Matthias Jung, Kira Kraft, and Norbert When</i>	

Virtual Environment for Developing Real-Time Image Processing for Vehicle Control	227
<i>Yuranan Kitrungrotsakul, Kiyofumi Tanaka, Masanobu Hashimoto, and Shuichi Onishi</i>	

Supervised Testing of Concurrent Software in Embedded Systems	233
<i>Jasmin Jahić, Thomas Kuhn, Matthias Jung, and Norbert When</i>	

Task Graph Mapping and Scheduling on Heterogeneous Architectures Under Communication Constraints	239
<i>A. Emeretlis, T. Tsakoulis, G. Theodoridis, P. Alefragis, and N. Voros</i>	

SPECIAL SESSION ON: Architectures and design tools for secure embedded systems	245
---	------------

Introduction to the Special Session on Architectures and Design Tools for Secure Embedded Systems	245
<i>Francesco Regazzoni</i>	

Location-Based Leakages: New Directions in Modeling and Exploiting	246
<i>Christos Andrikos, Giorgos Rassias, Liran Lerman, Kostas Papagiannopoulos, and Lejla Batina</i>	

Survey of Secure Processors	253
<i>Suman Sau, Jawad Haj-Yahya, Ming Ming Wong, Kwok Yan Lam, and Anupam Chattopadhyay</i>	

Pipelined FPGA coprocessor for Elliptic Curve Cryptography based on Residue Number System	261
<i>Pedro Miguens Matutino, Juvenal Araújo, Leonel Sousa, and Ricardo Chaves</i>	

Hiding Side-channel Leakage through Hardware Randomization: a Comprehensive Overview 269
Nele Mentens

The Design Space of the Number Theoretic Transform: a Survey 273
Felipe Valencia, Ayesha Khalid, Elizabeth OSullivan, and Francesco Regazzoni

SPECIAL SESSION ON: Energy-efficient and accelerated servers 278

Hardware Accelerators for Financial Applications in HDL and High Level Synthesis 278
Ioannis Stamoulias, Christoforos Kachris, and Dimitrios Soudris

Thermal Characterization of Next-Generation Workloads on Heterogeneous MPSoCs 286
Arman Iranfar, Federico Terraneo, William Andrew Simon, Leon Dragić, Igor Piljić, Marina Zapater, William Fornaciari, Mario Kovac, and David Atienza

Access-Aware DRAM Failure-Rate Estimation under Relaxed Refresh Operations 292
Konstantinos Tsvetoglu, Dimitrios S. Nikolopoulos, and Georgios Karakonstantis

A Software-defined Architecture and Prototype for Disaggregated Memory Rack Scale Systems 300
Dimitris Syrivelis, Andrea Reale, Kostas Katrinis, Ilias Syrigos, Maciej Bielski, Dimitris Theodoropoulos, and Dionisios N. Pnevmatikatos

The ANTAREX Tool Flow for Monitoring and Autotuning Energy Efficient HPC Systems 308
Cristina Silvano, Giovanni Agosta, Jorge Barbosa, Andrea Bartolini, Andrea R. Beccari, Luca Benini, João Bispo, João M.P. Cardoso, Carlo Cavazzoni, Stefano Cherubin, Radim Cmar, Davide Gadioli, Candida Manelfi, Jan Martinovic, Ricardo Nobre, Gianluca Palermo, Martin Palkovic, Pedro Pinto, Erven Rohou, Nico Sanna, and Katerina Slaninová



Author Index 317