

# **2018 Design, Automation & Test in Europe Conference & Exhibition (DATE 2018)**

**Dresden, Germany  
19-23 March 2018**

**Pages 1-784**



**IEEE Catalog Number: CFP18162-POD  
ISBN: 978-1-5386-6942-6**

**Copyright © 2018, European Design and Automation Association (EDAA)  
All Rights Reserved**

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18162-POD
ISBN (Print-On-Demand):	978-1-5386-6942-6
ISBN (Online):	978-3-9819263-0-9
ISSN:	1530-1591

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

<b>MATIC: LEARNING AROUND ERRORS FOR EFFICIENT LOW-VOLTAGE NEURAL NETWORK ACCELERATORS</b> .....	1
<i>Sung Kim ; Patrick Howe ; Thierry Moreau ; Armin Alaghi ; Luis Ceze ; Visvesh Sathe</i>	
<b>MAXIMIZING SYSTEM PERFORMANCE BY BALANCING COMPUTATION LOADS IN LSTM ACCELERATORS</b> .....	7
<i>Junki Park ; Jaeha Kung ; Wooseok Yi ; Jae-Joon Kim</i>	
<b>MODNN: MEMORY OPTIMAL DNN TRAINING ON GPUS</b> .....	13
<i>Xiaoming Chen ; Danny Z. Chen ; Xiaobo Sharon Hu</i>	
<b>HYPERPOWER: POWER- AND MEMORY-CONSTRAINED HYPER-PARAMETER OPTIMIZATION FOR NEURAL NETWORKS</b> .....	19
<i>Dimitrios Stamoulis ; Ermao Cai ; Da-Cheng Juan ; Diana Marculescu</i>	
<b>SENSEI: AN AREA-REDUCTION ADVISOR FOR FPGA HIGH-LEVEL SYNTHESIS</b> .....	25
<i>Hsuan Hsiao ; Jason H. Anderson</i>	
<b>A FAST AND EFFECTIVE LOOKAHEAD AND FRACTIONAL SEARCH BASED SCHEDULING ALGORITHM FOR HIGH-LEVEL SYNTHESIS</b> .....	31
<i>Shantanu Dutt ; Ouwen Shi</i>	
<b>HIGH-LEVEL SYNTHESIS OF SOFTWARE-CUSTOMIZABLE FLOATING-POINT CORES</b> .....	37
<i>Samridhi Bansal ; Hsuan Hsiao ; Tomasz Czajkowski ; Jason H. Anderson</i>	
<b>EFFICIENT VERIFICATION OF MULTI-PROPERTY DESIGNS (THE BENEFIT OF WRONG ASSUMPTIONS)</b> .....	43
<i>Eugene Goldberg ; Matthias Gdemann ; Daniel Kroening ; Rajdeep Mukherjee</i>	
<b>COMBINING PDR AND REVERSE PDR FOR HARDWARE MODEL CHECKING</b> .....	49
<i>Tobias Seufert ; Christoph Scholl</i>	
<b>SYMBOLIC QUICK ERROR DETECTION USING SYMBOLIC INITIAL STATE FOR PRE-SILICON VERIFICATION</b> .....	55
<i>Mohammad Rahmani Fadiheh ; Joakim Urdahl ; Srinivas Shashank Nuthakki ; Subhasish Mitra ; Clark Barrett ; Dominik Stoffel ; Wolfgang Kunz</i>	
<b>VERIFICATION OF TREE-BASED HIERARCHICAL READ-COPY UPDATE IN THE LINUX KERNEL</b> .....	61
<i>Lihao Liang ; Paul E. McKenney ; Daniel Kroening ; Tom Melham</i>	
<b>HVSM: HARDWARE-VARIABILITY AWARE STREAMING PROCESSORS' MANAGEMENT POLICY IN GPUS</b> .....	67
<i>Jingweijia Tan ; Kaige Yan</i>	
<b>THROUGHPUT OPTIMIZATION AND RESOURCE ALLOCATION ON GPUS UNDER MULTI-APPLICATION EXECUTION</b> .....	73
<i>Srinivasa Reddy Punyala ; Theodoros Marinakis ; Arash Komae ; Iraklis Anagnostopoulos</i>	
<b>SET VARIATION-AWARE SHARED LLC MANAGEMENT FOR CPU-GPU HETEROGENEOUS ARCHITECTURE</b> .....	79
<i>Zhaoying Li ; Lei Ju ; Hongjun Dai ; Xin Li ; Mengying Zhao ; Zhiping Jia</i>	
<b>CYCLIC LOCKING AND MEMRISTOR-BASED OBFUSCATION AGAINST CYCSAT AND INSIDE FOUNDRY ATTACKS</b> .....	85
<i>Amin Rezaei ; Yuanqi Shen ; Shuyu Kong ; Jie Gu ; Hai Zhou</i>	
<b>TIMINGCAMOUFLAGE: IMPROVING CIRCUIT SECURITY AGAINST COUNTERFEITING BY UNCONVENTIONAL TIMING</b> .....	91
<i>Grace Li Zhang ; Bing Li ; Bei Yu ; David Z. Pan ; Ulf Schlichtmann</i>	
<b>ADVANCING HARDWARE SECURITY USING POLYMORPHIC AND STOCHASTIC SPIN-HALL EFFECT DEVICES</b> .....	97
<i>Satwik Patnaik ; Nikhil Rangarajan ; Johann Knechtel ; Ozgur Sinanoglu ; Shaloo Rakheja</i>	
<b>MAIN MEMORY ORGANIZATION TRADE-OFFS WITH DRAM AND STT-MRAM OPTIONS BASED ON GEM5-NVMAIN SIMULATION FRAMEWORKS</b> .....	103
<i>Manu Komalan ; Oh Hyung Rock ; Matthias Hartmann ; Sushil Sakhare ; Christian Tenllado ; Jos Ignacio Gmez ; Gouri Sankar Kar ; Arnaud Furnemont ; Francky Catthoor ; Sophiane Senni ; David Novo ; Abdoulaye Gamatie ; Lionel Torres</i>	
<b>EXPLORING THE OPPORTUNITY OF IMPLEMENTING NEUROMORPHIC COMPUTING SYSTEMS WITH SPINTRONIC DEVICES</b> .....	109
<i>Bonan Yan ; Fan Chen ; Yaojun Zhang ; Chang Song ; Hai Li ; Yiran Chen</i>	

<b>SPINTRONIC NORMALLY-OFF HETEROGENEOUS SYSTEM-ON-CHIP DESIGN</b> .....	113
<i>Anteneh Gebregiorgis ; Rajendra Bishnoi ; Mehdi B. Tahoori</i>	
<b>MAGNETIC SKYRMIONS FOR FUTURE POTENTIAL MEMORY AND LOGIC APPLICATIONS: ALTERNATIVE INFORMATION CARRIERS</b> .....	119
<i>Wang Kang ; Xing Chen ; Daoqian Zhu ; Sai Li ; Yangqi Huang ; Youguang Zhang ; Weisheng Zhao</i>	
<b>NOVEL APPLICATION OF SPINTRONICS IN COMPUTING, SENSING, STORAGE AND CYBERSECURITY</b> .....	125
<i>Seyedhamidreza Motaman ; Mohammad Nasim Imtiaz Khan ; Swaroop Ghosh</i>	
<b>LARGE SCALE, HIGH DENSITY INTEGRATION OF ALL SPIN LOGIC</b> .....	131
<i>Qi An ; Sébastien Le Beux ; Ian O'Connor ; Jacques-Olivier Klein</i>	
<b>PROGRAMMING QUANTUM COMPUTERS USING DESIGN AUTOMATION</b> .....	137
<i>Mathias Soeken ; Thomas Haener ; Martin Roetteler</i>	
<b>ENERGY PROPORTIONALITY IN NEAR-THRESHOLD COMPUTING SERVERS AND CLOUD DATA CENTERS: CONSOLIDATING OR NOT?</b> .....	147
<i>Ali Pahlevan ; Yasir Mahmood Qureshi ; Marina Zapater ; Andrea Bartolini ; Davide Rossi ; Luca Benini ; David Arienza</i>	
<b>LOOKUP TABLE ALLOCATION FOR APPROXIMATE COMPUTING WITH MEMORY UNDER QUALITY CONSTRAINTS</b> .....	153
<i>Ye Tian ; Qian Zhang ; Ting Wang ; Qiang Xu</i>	
<b>ACCELERATING BIOPHYSICAL NEURAL NETWORK SIMULATION WITH REGION OF INTEREST BASED APPROXIMATION</b> .....	159
<i>Yun Long ; Xueyuan She ; Saibal Mukhopadhyay</i>	
<b>DS-DSE: DOMAIN-SPECIFIC DESIGN SPACE EXPLORATION FOR STREAMING APPLICATIONS</b> .....	165
<i>Jinghan Zhang ; Hamed Tabkhi ; Gunar Schirner</i>	
<b>VARIATION-AWARE TASK ALLOCATION AND SCHEDULING FOR IMPROVING RELIABILITY OF REAL-TIME MPSOCS</b> .....	171
<i>Junlong Zhou ; Tongquan Wei ; Mingsong Chen ; X. Sharon Hu ; Yue Ma ; Gongxuan Zhang ; Jianming Yan</i>	
<b>TOPOLOGY-AWARE VIRTUAL RESOURCE MANAGEMENT FOR HETEROGENEOUS MULTICORE SYSTEMS</b> .....	177
<i>Jianmin Qian ; Jian Li ; Ruhui Ma</i>	
<b>STRUCTURE OPTIMIZATIONS OF NEUROMORPHIC COMPUTING ARCHITECTURES FOR DEEP NEURAL NETWORK</b> .....	183
<i>Heechun Park ; Taewhan Kim</i>	
<b>CCR: A CONCISE CONVOLUTION RULE FOR SPARSE NEURAL NETWORK ACCELERATORS</b> .....	189
<i>Jiajun Li ; Guihai Yan ; Wenyuan Lu ; Shuhao Jiang ; Shijun Gong ; Jingya Wu ; Xiaowei Li</i>	
<b>GRADIENT IMPORTANCE SAMPLING: AN EFFICIENT STATISTICAL EXTRACTION METHODOLOGY OF HIGH-SIGMA SRAM DYNAMIC CHARACTERISTICS</b> .....	195
<i>Thomas Haine ; Johan Segers ; Denis Flandre ; David Bol</i>	
<b>DEGRADATION ANALYSIS OF HIGH PERFORMANCE 14NM FINFET SRAM</b> .....	201
<i>Daniël Kraak ; Innocent Agbo ; Mottaqiallah Taouil ; Said Hamdioui ; Pieter Weckx ; Stefan Cosemans ; Francky Catthoor</i>	
<b>INVESTIGATING POWER OUTAGE EFFECTS ON RELIABILITY OF SOLID-STATE DRIVES</b> .....	207
<i>Saba Ahmadian ; Farhad Taheri ; Mehrshad Lotfi ; Maryam Karimi ; Hossein Asadi</i>	
<b>WORKLOAD-AWARE HARMONIC PARTITIONED SCHEDULING FOR PROBABILISTIC REAL-TIME SYSTEMS</b> .....	213
<i>Jiankang Ren ; Ran Bi ; Xiaoyan Su ; Qian Liu ; Guowei Wu ; Guozhen Tan</i>	
<b>BUFFER-AWARE BOUNDS TO MULTI-POINT PROGRESSIVE BLOCKING IN PRIORITY-PREEMPTIVE NOCS</b> .....	219
<i>Leandro Soares Indrusiak ; Alan Burns ; Borislav Nikolic</i>	
<b>A DESIGN-SPACE EXPLORATION FOR ALLOCATING SECURITY TASKS IN MULTICORE REAL-TIME SYSTEMS</b> .....	225
<i>Monowar Hasan ; Sibin Mohan ; Rodolfo Pellizzoni ; Rakesh B. Bobba</i>	
<b>DESIGN AND ANALYSIS OF SEMAPHORE PRECEDENCE CONSTRAINTS: A MODEL-BASED APPROACH FOR DETERMINISTIC COMMUNICATIONS</b> .....	231
<i>Thanh-Dat Nguyen ; Yassine Ouhammou ; Emmanuel Grolleau ; Julien Forget ; Claire Pagetti ; Pascal Richard</i>	
<b>RECOM: AN EFFICIENT RESISTIVE ACCELERATOR FOR COMPRESSED DEEP NEURAL NETWORKS</b> .....	237
<i>Houxiang Ji ; Linghao Song ; Li Jiang ; Hai Helen Li ; Yiran Chen</i>	

<b>SPARSENN: AN ENERGY-EFFICIENT NEURAL NETWORK ACCELERATOR EXPLOITING INPUT AND OUTPUT SPARSITY .....</b>	<b>241</b>
<i>Jingyang Zhu ; Jingbo Jiang ; Xizi Chen ; Chi-Ying Tsui</i>	
<b>ACCLIB: ACCELERATORS AS LIBRARIES.....</b>	<b>245</b>
<i>Jacob R. Stevens ; Yue Du ; Vivek Kozhikkott ; Anand Raghunathan</i>	
<b>HPXA: A HIGHLY PARALLEL XML PARSER.....</b>	<b>249</b>
<i>Isaar Ahmad ; Sanjog Patil ; Smruti R. Sarangi</i>	
<b>QOR-AWARE POWER CAPPING FOR APPROXIMATE BIG DATA PROCESSING .....</b>	<b>253</b>
<i>Seyed Morteza Nabavinejad ; Xin Zhan ; Reza Azimi ; Maziar Goudarzi ; Sherief Reda</i>	
<b>EXACT MULTI-OBJECTIVE DESIGN SPACE EXPLORATION USING ASPMT.....</b>	<b>257</b>
<i>Kai Neubauer ; Philipp Wanko ; Torsten Schaub ; Christian Haubelt</i>	
<b>HIPE: HMC INSTRUCTION PREDICATION EXTENSION APPLIED ON DATABASE PROCESSING .....</b>	<b>261</b>
<i>Diego G. Tomé ; Paulo C. Santos ; Luigi Carro ; Eduardo C. Almeida ; Marco A. Z. Alves</i>	
<b>PARAMETRIC FAILURE MODELING AND YIELD ANALYSIS FOR STT-MRAM .....</b>	<b>265</b>
<i>Sarath Mohanachandran Nair ; Rajendra Bishnoi ; Mehdi B. Tahoori</i>	
<b>ONE-WAY SHARED MEMORY .....</b>	<b>269</b>
<i>Martin Schoeberl</i>	
<b>AN EFFICIENT RESOURCE-OPTIMIZED LEARNING PREFETCHER FOR SOLID STATE DRIVES .....</b>	<b>273</b>
<i>Rui Xu ; Xi Jin ; Linfeng Tao ; Shuaizhi Guo ; Zikun Xiang ; Teng Tian</i>	
<b>BRIDGING DISCRETE AND CONTINUOUS TIME MODELS WITH ATOMS.....</b>	<b>277</b>
<i>George Ungureanu ; José E. G. De Medeiros ; Ingo Sander</i>	
<b>OHEX: OS-AWARE HYBRIDIZATION TECHNIQUES FOR ACCELERATING MPSOC FULL-SYSTEM SIMULATION.....</b>	<b>281</b>
<i>Robert Lajos Bücs ; Maximilian Fricke ; Rainer Leupers ; Gerd Ascheid ; Stephan Tobies ; Andreas Hoffmann</i>	
<b>A HIGHLY EFFICIENT FULL-SYSTEM VIRTUAL PROTOTYPE BASED ON VIRTUALIZATION-ASSISTED APPROACH.....</b>	<b>285</b>
<i>Hsin-I Wu ; Chi-Kang Chen ; Tsung-Ying Lu ; Ren-Song Tsay</i>	
<b>INDUSTRIAL EVALUATION OF TRANSITION FAULT TESTING FOR COST EFFECTIVE OFFLINE ADAPTIVE VOLTAGE SCALING .....</b>	<b>289</b>
<i>Mahroo Zandrahimi ; Philippe Debaud ; Armand Castillejo ; Zaid Al-Ars</i>	
<b>AN ANALYSIS ON RETENTION ERROR BEHAVIOR AND POWER CONSUMPTION OF RECENT DDR4 DRAMS .....</b>	<b>293</b>
<i>Deepak M. Mathew ; Martin Schultheis ; Carl C. Rheinländer ; Chirag Sudarshan ; Christian Weis ; Norbert Wehn ; Matthias Jung</i>	
<b>A BOOLEAN MODEL FOR DELAY FAULT TESTING OF EMERGING DIGITAL TECHNOLOGIES BASED ON AMBIPOLAR DEVICES .....</b>	<b>297</b>
<i>Marcello Dalpasso ; Davide Bertozzi ; Michele Favalli</i>	
<b>ATPG POWER GUARDS: ON LIMITING THE TEST POWER BELOW THRESHOLD .....</b>	<b>301</b>
<i>Rohini Gulve ; Virendra Singh</i>	
<b>IMPROVING CIRCUIT SIZE UPPER BOUNDS USING SAT-SOLVERS .....</b>	<b>305</b>
<i>Alexander S. Kulikov</i>	
<b>PRACTICAL EXACT SYNTHESIS .....</b>	<b>309</b>
<i>Mathias Soeken ; Winston Haaswijk ; Eleonora Testa ; Alan Mishchenko ; Luca G. Amarù ; Robert K. Brayton ; Giovanni De Micheli</i>	
<b>SAT-BASED REDUNDANCY REMOVAL.....</b>	<b>315</b>
<i>Krishanu Debnath ; Rajeev Murgai ; Mayank Jain ; Janet Olson</i>	
<b>APPROXIMATE COMPUTING FOR BIOMETRIC SECURITY SYSTEMS: A CASE STUDY ON IRIS SCANNING.....</b>	<b>319</b>
<i>Soheil Hashemi ; Hokchhay Tann ; Francesco Buttafuoco ; Sherief Reda</i>	
<b>FLASH READ DISTURB MANAGEMENT USING ADAPTIVE CELL BIT-DENSITY WITH IN-PLACE REPROGRAMMING .....</b>	<b>325</b>
<i>Tai-Chou Wu ; Yu-Ping Ma ; Li-Pin Chang</i>	
<b>HTF-MPR: A HETEROGENEOUS TENSORFLOW MAPPER TARGETING PERFORMANCE USING GENETIC ALGORITHMS AND GRADIENT BOOSTING REGRESSORS .....</b>	<b>331</b>
<i>Ahmad Albaqami ; Maryam S. Hosseini ; Nader Bagherzadeh</i>	
<b>CAMP: ACCURATE MODELING OF CORE AND MEMORY LOCALITY FOR PROXY GENERATION OF BIG-DATA APPLICATIONS.....</b>	<b>337</b>
<i>Reena Panda ; Xinnian Zheng ; Andreas Gerstlauer ; Lizy Kurian John</i>	

<b>SMARTSHUTTLE: OPTIMIZING OFF-CHIP MEMORY ACCESSES FOR DEEP LEARNING ACCELERATORS</b> .....	343
<i>Jiajun Li ; Guihai Yan ; Wenyan Lu ; Shuhao Jiang ; Shijun Gong ; Jingya Wu ; Xiaowei Li</i>	
<b>PORT CALL PATH SENSITIVE CONFLICT ANALYSIS FOR INSTANCE-AWARE PARALLEL SYSTEMC SIMULATION</b> .....	349
<i>Tim Schmidt ; Zhongqi Cheng ; Rainer Domer</i>	
<b>TRIDENT: A COMPREHENSIVE TIMING ERROR RESILIENT TECHNIQUE AGAINST CHOKE POINTS AT NTC</b> .....	355
<i>Aatreyi Bal ; Sanghamitra Roy ; Koushik Chakraborty</i>	
<b>BAYESIAN THEORY BASED SWITCHING PROBABILITY CALCULATION METHOD OF CRITICAL TIMING PATH FOR ON-CHIP TIMING SLACK MONITORING</b> .....	361
<i>Byung Su Kim ; Joon-Sung Yang</i>	
<b>PERFORMANCE BASED TUNING OF AN INDUCTIVE INTEGRATED VOLTAGE REGULATOR DRIVING A DIGITAL CORE AGAINST PROCESS AND PASSIVE VARIATIONS</b> .....	367
<i>Venakata Chaitanya Krishna Chekuri ; Monodeep Kar ; Arvind Singh ; Saibal Mukhopadhyay</i>	
<b>PRE-ASSEMBLY TESTING OF INTERCONNECTS IN EMBEDDED MULTI-DIE INTERCONNECT BRIDGE (EMIB) DIES</b> .....	373
<i>Sudipta Mondal ; Krishnendu Chakraborty</i>	
<b>ON THE REUSE OF TIMING RESILIENT ARCHITECTURE FOR TESTING PATH DELAY FAULTS IN CRITICAL PATHS</b> .....	379
<i>Felipe A. Kuentzer ; Leonardo R. Juracy ; Alexandre M. Amory</i>	
<b>CHARACTERIZATION OF POSSIBLY DETECTED FAULTS BY ACCURATELY COMPUTING THEIR DETECTION PROBABILITY</b> .....	385
<i>Jan Burchard ; Dominik Erb ; Bernd Becker</i>	
<b>ULTRA-LOW ENERGY CIRCUIT BUILDING BLOCKS FOR SECURITY TECHNOLOGIES</b> .....	391
<i>Sanu Mathew ; Sudhir Satpathy ; Vikram Suresh ; Ram Krishnamurthy</i>	
<b>EMBEDDED RANDOMNESS AND DATA DEPENDENCIES DESIGN PARADIGM: ADVANTAGES AND CHALLENGES</b> .....	395
<i>Itamar Levi ; Yehuda Rudin ; Alexander Fish ; Osnat Keren</i>	
<b>EXPLOITING ON-CHIP POWER MANAGEMENT FOR SIDE-CHANNEL SECURITY</b> .....	401
<i>Arvind Singh ; Monodeep Kar ; Sanu Mathew ; Anand Rajan ; Vivek De ; Saibal Mukhopadhyay</i>	
<b>RESCUING MEMRISTOR-BASED COMPUTING WITH NON-LINEAR RESISTANCE LEVELS</b> .....	407
<i>Jilan Lin ; Lixue Xia ; Zhenhua Zhu ; Hanbo Sun ; Yi Cai ; Hui Gao ; Ming Cheng ; Xiaoming Chen ; Yu Wang ; Huazhong Yang</i>	
<b>PX-CGRA: POLYMORPHIC APPROXIMATE COARSE-GRAINED RECONFIGURABLE ARCHITECTURE</b> .....	413
<i>Omid Akbari ; Mehdi Kamal ; Ali Afzali-Kusha ; Massoud Pedram ; Muhammad Shafique</i>	
<b>MULTI-PRECISION CONVOLUTIONAL NEURAL NETWORKS ON HETEROGENEOUS HARDWARE</b> .....	419
<i>Sam Amiri ; Mohammad Hosseinabady ; Simon McIntosh-Smith ; Jose Nunez-Yanez</i>	
<b>LOGIC SYNTHESIS AND DEFECT TOLERANCE FOR MEMRISTIVE CROSSBAR ARRAYS</b> .....	425
<i>Onur Tunali ; Mustafa Altun</i>	
<b>SOH-AWARE ACTIVE CELL BALANCING STRATEGY FOR HIGH POWER BATTERY PACKS</b> .....	431
<i>Alma Pröbstl ; Sangyoung Park ; Swaminathan Narayanaswamy ; Sebastian Steinhorst ; Samarjit Chakraborty</i>	
<b>GIS-BASED OPTIMAL PHOTOVOLTAIC PANEL FLOORPLANNING FOR RESIDENTIAL INSTALLATIONS</b> .....	437
<i>Sara Vinco ; Lorenzo Bottaccioli ; Edoardo Patti ; Andrea Acquaviva ; Enrico Macii ; Massimo Poncino</i>	
<b>CELL-BASED UPDATE ALGORITHM FOR OCCUPANCY GRID MAPS AND HYBRID MAP FOR ADAS ON EMBEDDED GPUS</b> .....	443
<i>Jörg Fickenschner ; Jens Schlumberger ; Frank Hannig ; Jürgen Teich ; Mohamed Essayed Bouzouraa</i>	
<b>WALL: A WRITEBACK-AWARE LLC MANAGEMENT FOR PCM-BASED MAIN MEMORY SYSTEMS</b> .....	449
<i>Bahareh Pourshirazi ; Majed Valad Beigi ; Zhichun Zhu ; Gokhan Memik</i>	
<b>DESIGN AND INTEGRATION OF HIERARCHICAL-PLACEMENT MULTI-LEVEL CACHES FOR REAL-TIME SYSTEMS</b> .....	455
<i>Pedro Benedicte ; Carles Hernandez ; Jaume Abella ; Francisco J. Cazorla</i>	
<b>LARS: LOGICALLY ADAPTABLE RETENTION TIME STT-RAM CACHE FOR EMBEDDED SYSTEMS</b> .....	461
<i>Kyle Kuan ; Tosiron Adegbiya</i>	
<b>COST-EFFICIENT DESIGN FOR MODELING ATTACKS RESISTANT PUFs</b> .....	467
<i>Mohd Syafiq Mispan ; Haibo Su ; Mark Zwolinski ; Basel Halak</i>	

<b>DEVICE ATTESTATION: PAST, PRESENT, AND FUTURE</b> .....	473
<i>Orlando Arias ; Fahim Rahman ; Mark Tehranipoor ; Yier Jin</i>	
<b>A RECONFIGURABLE SCAN NETWORK BASED IC IDENTIFICATION FOR EMBEDDED DEVICES</b> .....	479
<i>Omid Aramoon ; Xi Chen ; Gang Qu</i>	
<b>EARLY DETECTION OF SYSTEM-LEVEL ANOMALOUS BEHAVIOUR USING HARDWARE PERFORMANCE COUNTERS</b> .....	485
<i>Lai Leng Woo ; Mark Zwolinski ; Basel Halak</i>	
<b>COMPACT MODELING OF CARBON NANOTUBE THIN FILM TRANSISTORS FOR FLEXIBLE CIRCUIT DESIGN</b> .....	491
<i>Leilai Shao ; Tsung-Ching Huang ; Ting Lei ; Zhenan Bao ; Raymond Beausoleil ; Kwang-Ting Cheng</i>	
<b>A HIGH-SPEED DESIGN METHODOLOGY FOR INDUCTIVE COUPLING LINKS IN 3D-ICS</b> .....	497
<i>Benjamin J. Fletcher ; Shidhartha Das ; Terrence Mak</i>	
<b>AN EXACT METHOD FOR DESIGN EXPLORATION OF QUANTUM-DOT CELLULAR AUTOMATA</b> .....	503
<i>Marcel Walter ; Robert Wille ; Daniel Große ; Frank Sill Torres ; Rolf Drechsler</i>	
<b>ACCURATE MARGIN CALCULATION FOR SINGLE FLUX QUANTUM LOGIC CELLS</b> .....	509
<i>Soheil Nazar Shahsavani ; Bo Zhang ; Massoud Pedram</i>	
<b>IMPROVING RELIABILITY FOR REAL-TIME SYSTEMS THROUGH DYNAMIC RECOVERY</b> .....	515
<i>Yue Ma ; Thidapat Chantem ; Robert P. Dick ; X. Sharon Hu</i>	
<b>OPTIMAL METASTABILITY-CONTAINING SORTING NETWORKS</b> .....	521
<i>Johannes Bund ; Christoph Lenzen ; Moti Medina</i>	
<b>MAUI: MAKING AGING USEFUL, INTENTIONALLY</b> .....	527
<i>Kai-Chiang Wu ; Tien-Hung Tseng ; Shou-Chun Li</i>	
<b>EXPERT: EFFECTIVE AND FLEXIBLE ERROR PROTECTION BY REDUNDANT MULTITHREADING</b> .....	533
<i>Hwisoo So ; Moslem Didehban ; Yohan Ko ; Aviral Shrivastava ; Kyoungwoo Lee</i>	
<b>HEPREM: ENABLING PREDICTABLE GPU EXECUTION ON HETEROGENEOUS SOC</b> .....	539
<i>Björn Forsberg ; Luca Benini ; Andrea Marongiu</i>	
<b>CIRCUIT CARVING: A METHODOLOGY FOR THE DESIGN OF APPROXIMATE HARDWARE</b> .....	545
<i>Ilaria Scarabottolo ; Giovanni Ansaloni ; Laura Pozzi</i>	
<b>ICNN: AN ITERATIVE IMPLEMENTATION OF CONVOLUTIONAL NEURAL NETWORKS TO ENABLE ENERGY AND COMPUTATIONAL COMPLEXITY AWARE DYNAMIC APPROXIMATION</b> .....	551
<i>Katayoun Neshatpour ; Farnaz Behnia ; Houman Homayoun ; Avesta Sasan</i>	
<b>TASK SCHEDULING FOR MANY-CORES WITH S-NUCA CACHES</b> .....	557
<i>Anuj Pathania ; Jörg Henkel</i>	
<b>KVSSD: CLOSE INTEGRATION OF LSM TREES AND FLASH TRANSLATION LAYER FOR WRITE-EFFICIENT KV STORE</b> .....	563
<i>Sung-Ming Wu ; Kai-Hsiang Lin ; Li-Pin Chang</i>	
<b>IN-GROWTH TEST FOR MONOLITHIC 3D INTEGRATED SRAM</b> .....	569
<i>Pu Pang ; Yixun Zhang ; Tianjian Li ; Sung Kyu Lim ; Quan Chen ; Xiaoyao Liang ; Li Jiang</i>	
<b>A CO-DESIGN METHODOLOGY FOR SCALABLE QUANTUM PROCESSORS AND THEIR CLASSICAL ELECTRONIC INTERFACE</b> .....	573
<i>Jeroen Van Dijk ; Andrei Vladimirescu ; Masoud Babaie ; Edoardo Charbon ; Fabio Sebastiano</i>	
<b>APPROXIMATE QUATERNARY ADDITION WITH THE FAST CARRY CHAINS OF FPGAS</b> .....	577
<i>Sina Boroumand ; Hadi P. Afshar ; Philip Brisk</i>	
<b>NN COMPACTOR: MINIMIZING MEMORY AND LOGIC RESOURCES FOR SMALL NEURAL NETWORKS</b> .....	581
<i>Seongmin Hong ; Inho Lee ; Yongjun Park</i>	
<b>IMPROVING FAST CHARGING EFFICIENCY OF RECONFIGURABLE BATTERY PACKS</b> .....	585
<i>Alexander Lamprecht ; Swaminathan Narayanaswamy ; Sebastian Steinhorst</i>	
<b>CLOUD-ASSISTED CONTROL OF GROUND VEHICLES USING ADAPTIVE COMPUTATION OFFLOADING TECHNIQUES</b> .....	589
<i>Arun Adiththan ; S. Ramesh ; Soheil Samii</i>	
<b>FUSIONCACHE: USING LLC TAGS FOR DRAM CACHE</b> .....	593
<i>Evangelos Vasilakis ; Vassilis Papaefstathiou ; Pedro Trancoso ; Ioannis Sourdis</i>	
<b>IMPROVED SYNTHESIS OF CLIFFORD+T QUANTUM FUNCTIONALITY</b> .....	597
<i>Philipp Niemann ; Robert Wille ; Rolf Drechsler</i>	

<b>ENERGY-EFFICIENT CHANNEL ALIGNMENT OF DWDM SILICON PHOTONIC TRANSCEIVERS</b> .....	601
<i>Yuyang Wang ; M. Ashkan Seyedi ; Rui Wu ; Jared Hulme ; Marco Fiorentino ; Raymond G. Beausoleil ; Kwang-Ting Cheng</i>	
<b>A PHYSICAL SYNTHESIS FLOW FOR EARLY TECHNOLOGY EVALUATION OF SILICON NANOWIRE BASED RECONFIGURABLE FETS</b> .....	605
<i>Shubham Rai ; Ansh Rupani ; Dennis Walter ; Michael Raitza ; Andre Heinzig ; Tim Baldauf ; Jens Trommer ; Christian Mayr ; Walter M. Weber ; Akash Kumar</i>	
<b>ETISS-ML: A MULTI-LEVEL INSTRUCTION SET SIMULATOR WITH RTL-LEVEL FAULT INJECTION SUPPORT FOR THE EVALUATION OF CROSS-LAYER RESILIENCY TECHNIQUES</b> .....	609
<i>Daniel Mueller-Gritschneider ; Martin Dittrich ; Josef Weinzierl ; Eric Cheng ; Subhasish Mitra ; Ulf Schlichtmann</i>	
<b>PRECISE EVALUATION OF THE FAULT SENSITIVITY OF OOO SUPERSCALAR PROCESSORS</b> .....	613
<i>Rafael Billig Tonetto ; Gabriel L. Nazar ; Antonio Carlos Schneider Beck</i>	
<b>STREAMFTL: STREAM-LEVEL ADDRESS TRANSLATION SCHEME FOR MEMORY CONSTRAINED FLASH STORAGE</b> .....	617
<i>Hyukjoong Kim ; Kyuhwa Han ; Dongkun Shin</i>	
<b>ONLINE CONCURRENT WORKLOAD CLASSIFICATION FOR MULTI-CORE ENERGY MANAGEMENT</b> .....	621
<i>Basireddy Karunakar Reddy ; Geoff V. Merrett ; Bashir M. Al-Hashimi ; Amit Kumar Singh</i>	
<b>AIM: FAST AND ENERGY-EFFICIENT AES IN-MEMORY IMPLEMENTATION FOR EMERGING NON-VOLATILE MAIN MEMORY</b> .....	625
<i>Mimi Xie ; Shuangchen Li ; Alvin Oliver Giova ; Jingtong Hu ; Yuangang Wang ; Yuan Xie</i>	
<b>SAT-BASED BIT-FLIPPING ATTACK ON LOGIC ENCRYPTIONS</b> .....	629
<i>Yuanqi Shen ; Amin Rezaei ; Hai Zhou</i>	
<b>AMS VERIFICATION METHODOLOGY REGARDING SUPPLY MODULATION IN RF SOCS INDUCED BY DIGITAL STANDARD CELLS</b> .....	633
<i>Fabian Speicher ; Jonas Meier ; Soheil Aghaie ; Ralf Wunderlich ; Stefan Heinen</i>	
<b>TOWARDS HIGH-PERFORMANCE POLARITY-CONTROLLABLE FETS WITH 2D MATERIALS</b> .....	637
<i>Giovanni V. Resta ; Jorge Romero Gonzalez ; Yashwanth Balaji ; Tarun Agarwal ; Dennis Lin ; Francky Catthoor ; Iuliana P. Radu ; Giovanni De Micheli ; Pierre-Emmanuel Gaillardon</i>	
<b>DYNAMIC SKEWED TREE FOR FAST MEMORY INTEGRITY VERIFICATION</b> .....	642
<i>Saru Vig ; Guiyuan Jiang ; Stew-Kei Lam</i>	
<b>EARTHQUAKE — A NOC-BASED OPTIMIZED DIFFERENTIAL CACHE-COLLISION ATTACK FOR MPSOCS</b> .....	648
<i>Cezar Reinbrecht ; Bruno Forlin ; Andreas Zankl ; Johanna Sepúlveda</i>	
<b>A FAST AND RESOURCE EFFICIENT FPGA IMPLEMENTATION OF SECRET SHARING FOR STORAGE APPLICATIONS</b> .....	654
<i>Jakob Stangl ; Thomas Lorinser ; Sai Manoj Pudukotai Dinakarrao</i>	
<b>ENHANCED ANALOG AND RF IC SIZING METHODOLOGY USING PCA AND NSGA-II OPTIMIZATION KERNEL</b> .....	660
<i>Tiago Pessoa ; Nuno Lourenço ; Ricardo Martins ; Ricardo Póvoa ; Nuno Horta</i>	
<b>A SYSTEMC-BASED SIMULATOR FOR DESIGN SPACE EXPLORATION OF SMART WIRELESS SYSTEMS</b> .....	666
<i>Gabriele Miorandi ; Francesco Stefanni ; Federico Fraccaroli ; Davide Quaglia</i>	
<b>A CIRCUIT-DESIGN-DRIVEN TOOL WITH A HYBRID AUTOMATION APPROACH FOR SAR ADCS IN IOT</b> .....	672
<i>Ming Ding ; Guibin Chen ; Pieter Harpe ; Benjamin Busze ; Yao-Hong Liu ; Christian Bachmann ; Kathleen Phillips ; Arthur Van Roermund</i>	
<b>AUTOMATIC INTEGRATION OF CYCLE-ACCURATE DESCRIPTIONS WITH CONTINUOUS-TIME MODELS FOR CYBER-PHYSICAL VIRTUAL PLATFORMS</b> .....	676
<i>Michele Lora ; Stefano Centomo ; Davide Quaglia ; Franco Fummi</i>	
<b>STABILITY-AWARE INTEGRATED ROUTING AND SCHEDULING FOR CONTROL APPLICATIONS IN ETHERNET NETWORKS</b> .....	682
<i>Rouhollah Mahfouzi ; Amir Aminifar ; Soheil Samii ; Ahmed Rezine ; Petru Eles ; Zebo Peng</i>	
<b>FEEDBACK CONTROL OF REAL-TIME ETHERCAT NETWORKS FOR RELIABILITY ENHANCEMENT IN CPS</b> .....	688
<i>Liyang Li ; Peijin Cong ; Kun Cao ; Junlong Zhou ; Tongquan Wei ; Mingsong Chen ; Xiaobo Sharon Hu</i>	
<b>CACHE-AWARE TASK SCHEDULING FOR MAXIMIZING CONTROL PERFORMANCE</b> .....	694
<i>Wanli Chang ; Debayan Roy ; Xiaobo Sharon Hu ; Samarjit Chakraborty</i>	



<b>THREE YEARS OF LOW-POWER IMAGE RECOGNITION CHALLENGE: INTRODUCTION TO SPECIAL SESSION</b> .....	700
<i>Kent Gauen ; Ryan Dailey ; Yung-Hsiang Lu ; Eunbyung Park ; Wei Liu ; Alexander C. Berg ; Yiran Chen</i>	
<b>REAL-TIME OBJECT DETECTION TOWARDS HIGH POWER EFFICIENCY</b> .....	704
<i>Jincheng Yu ; Kaiyuan Guo ; Yiming Hu ; Xuefei Ning ; Jiantao Qiu ; Huiyi Mao ; Song Yao ; Tianqi Tang ; Boxun Li ; Yu Wang ; Huazhong Yang</i>	
<b>A RETROSPECTIVE EVALUATION OF ENERGY-EFFICIENT OBJECT DETECTION SOLUTIONS ON EMBEDDED DEVICES</b> .....	709
<i>Ying Wang ; Zhenyu Quan ; Jiajun Li ; Yinhe Han ; Huawei Li ; Xiaowei Li</i>	
<b>JOINT OPTIMIZATION OF SPEED, ACCURACY, AND ENERGY FOR EMBEDDED IMAGE RECOGNITION SYSTEMS</b> .....	715
<i>Duseok Kang ; Donghyun Kang ; Jintaek Kang ; Sungjoo Yoo ; Soonhoi Ha</i>	
<b>THEORETICAL AND PRACTICAL ASPECTS OF VERIFICATION OF QUANTUM COMPUTERS</b> .....	721
<i>Yehuda Naveh ; Elham Kashefi ; James R. Wootton ; Koen Bertels</i>	
<b>AIRAVAT: IMPROVING ENERGY EFFICIENCY OF HETEROGENEOUS APPLICATIONS</b> .....	731
<i>Trinayan Baruah ; Yifan Sun ; Shi Dong ; David Kaeli ; Norm Rubin</i>	
<b>ALL-DIGITAL EMBEDDED METERS FOR ON-LINE POWER ESTIMATION</b> .....	737
<i>Daniele Jahier Pagliari ; Valentino Peluso ; Yukai Chen ; Andrea Calimera ; Enrico Macii ; Massimo Poncino</i>	
<b>POWERPROBE: RUN-TIME POWER MODELING THROUGH AUTOMATIC RTL INSTRUMENTATION</b> .....	743
<i>Davide Zoni ; Luca Cremona ; William Fornaciari</i>	
<b>DESIGN OPTIMIZATION OF PHOTOVOLTAIC ARRAYS ON CURVED SURFACES</b> .....	749
<i>Sangyoung Park ; Samarjit Chakraborty</i>	
<b>IMPROVEMENTS TO BOOLEAN RESYNTHESIS</b> .....	755
<i>Luca Amarú ; Mathias Soeken ; Patrick Vuillod ; Jiong Luo ; Alan Mishchenko ; Janet Olson ; Robert Brayton ; Giovanni De Micheli</i>	
<b>LOGIC OPTIMIZATION WITH CONSIDERING BOOLEAN RELATIONS</b> .....	761
<i>Tung-Yuan Lee ; Chia-Cheng Wu ; Chia-Chun Lin ; Yung-Chih Chen ; Chun-Yao Wang</i>	
<b>TECHNOLOGY MAPPING FLOW FOR EMERGING RECONFIGURABLE SILICON NANOWIRE TRANSISTORS</b> .....	767
<i>Shubham Rai ; Michael Raitza ; Akash Kumar</i>	
<b>EFFICIENT SYNTHESIS OF APPROXIMATE THRESHOLD LOGIC CIRCUITS WITH AN ERROR RATE GUARANTEE</b> .....	773
<i>Yung-An Lai ; Chia-Chun Lin ; Chia-Cheng Wu ; Yung-Chih Chen ; Chun-Yao Wang</i>	
<b>ROW-BUFFER HIT HARVESTING IN ORCHESTRATED LAST-LEVEL CACHE AND DRAM SCHEDULING FOR HETEROGENEOUS MULTICORE SYSTEMS</b> .....	779
<i>Yang Song ; Olivier Alavoine ; Bill Lin</i>	
<b>ADAM: ADAPTIVE APPROXIMATION MANAGEMENT FOR THE NON-VOLATILE MEMORY HIERARCHIES</b> .....	785
<i>Mohammad Taghi Teimoori ; Muhammad Abdullah Hanif ; Alireza Ejlali ; Muhammad Shafique</i>	
<b>A CROSS-LAYER ADAPTIVE APPROACH FOR PERFORMANCE AND POWER OPTIMIZATION IN STT-MRAM</b> .....	791
<i>Nour Sayed ; Rajendra Bishnoi ; Fabian Oboril ; Mehdi B. Tahoori</i>	
<b>LOW-COST HIGH-ACCURACY VARIATION CHARACTERIZATION FOR NANOSCALE IC TECHNOLOGIES VIA NOVEL LEARNING-BASED TECHNIQUES</b> .....	797
<i>Zhijian Pan ; Miao Li ; Jian Yao ; Hong Lu ; Zuochang Ye ; Yanfeng Li ; Yan Wang</i>	
<b>MITIGATION OF NBTI INDUCED PERFORMANCE DEGRADATION IN ON-CHIP DIGITAL LDOS</b> .....	803
<i>Longfei Wang ; S. Karen Khatamifard ; Ulya R. Karpuzcu ; Selçuk Köse</i>	
<b>EVALUATING THE IMPACT OF EXECUTION PARAMETERS ON PROGRAM VULNERABILITY IN GPU APPLICATIONS</b> .....	809
<i>Fritz G. Previlon ; Charu Kalra ; David R. Kaeli ; Paolo Rech</i>	
<b>RERAM-BASED ACCELERATOR FOR DEEP LEARNING</b> .....	815
<i>Bing Li ; Linghao Song ; Fan Chen ; Xuehai Qian ; Yiran Chen ; Hai Helen Li</i>	
<b>EXPLOITING APPROXIMATE COMPUTING FOR DEEP LEARNING ACCELERATION</b> .....	821
<i>Chia-Yu Chen ; Jungwook Choi ; Kailash Gopalakrishnan ; Viji Srinivasan ; Swagath Venkataramani</i>	
<b>AN OVERVIEW OF NEXT-GENERATION ARCHITECTURES FOR MACHINE LEARNING: ROADMAP, OPPORTUNITIES AND CHALLENGES IN THE IOT ERA</b> .....	827
<i>Muhammad Shafique ; Theocharis Theocharides ; Christos-Savvas Bouganis ; Muhammad Abdullah Hanif ; Faiq Khalid ; Rehan Hafiz ; Semeen Rehman</i>	

<b>INFERENCE OF QUANTIZED NEURAL NETWORKS ON HETEROGENEOUS ALL-PROGRAMMABLE DEVICES .....</b>	<b>833</b>
<i>Thomas B. Preußer ; Giulio Gambardella ; Nicholas Fraser ; Michaela Blott</i>	
<b>CHASE: CONTRACT-BASED REQUIREMENT ENGINEERING FOR CYBER-PHYSICAL SYSTEM DESIGN .....</b>	<b>839</b>
<i>Pierluigi Nuzzo ; Michele Lora ; Yishai A. Feldman ; Alberto L. Sangiovanni-Vincentelli</i>	
<b>RESILIENCE EVALUATION VIA SYMBOLIC FAULT INJECTION ON INTERMEDIATE CODE .....</b>	<b>845</b>
<i>Hoang M. Le ; Vladimir Herdt ; Daniel Große ; Rolf Drechsler</i>	
<b>ONLINE ANALYSIS OF DEBUG TRACE DATA FOR EMBEDDED SYSTEMS .....</b>	<b>851</b>
<i>Normann Decker ; Boris Dreyer ; Philip Gottschling ; Christian Hochberger ; Alexander Lange ; Martin Leucker ; Torben Scheffel ; Simon Wegener ; Alexander Weiss</i>	
<b>TESTBENCH QUALIFICATION FOR SYSTEMC-AMS TIMED DATA FLOW MODELS .....</b>	<b>857</b>
<i>Muhammad Hassan ; Daniel Große ; Hoang M. Le ; Thilo Vörtler ; Karsten Einwich ; Rolf Drechsler</i>	
<b>AN ALGEBRA FOR MODELING CONTINUOUS TIME SYSTEMS .....</b>	<b>861</b>
<i>José E. G. De Medeiros ; George Ungureanu ; Ingo Sander</i>	
<b>TTW: A TIME-TRIGGERED WIRELESS DESIGN FOR CPS .....</b>	<b>865</b>
<i>Romain Jacob ; Licong Zhang ; Marco Zimmerling ; Jan Beutel ; Samarjit Chakraborty ; Lothar Thiele</i>	
<b>PHYLAX: SNAPSHOT-BASED PROFILING OF REAL-TIME EMBEDDED DEVICES VIA JTAG INTERFACE .....</b>	<b>869</b>
<i>Charalambos Konstantinou ; Eduardo Chielle ; Michail Maniatakos</i>	
<b>CHARACTERIZING DISPLAY QOS BASED ON FRAME DROPPING FOR POWER MANAGEMENT OF INTERACTIVE APPLICATIONS ON SMARTPHONES .....</b>	<b>873</b>
<i>Kuan-Ting Ho ; Chung-Ta King ; Bhaskar Das ; Yung-Ju Chang</i>	
<b>PREDICTION-BASED FAST THERMOELECTRIC GENERATOR RECONFIGURATION FOR ENERGY HARVESTING FROM VEHICLE RADIATORS .....</b>	<b>877</b>
<i>Hanchen Yang ; Feiyang Kang ; Caiwen Ding ; Ji Li ; Jaemin Kim ; Donkyu Baek ; Shahin Nazarian ; Xue Lin ; Paul Bogdan ; Naehyuck Chang</i>	
<b>A PARAMETERIZED TIMING-AWARE FLIP-FLOP MERGING ALGORITHM FOR CLOCK POWER REDUCTION .....</b>	<b>881</b>
<i>Chaochao Feng ; Daheng Yue ; Zhenyu Zhao ; Zhuofan Liao</i>	
<b>FAST CHIP-PACKAGE-PCB COANALYSIS METHODOLOGY FOR POWER INTEGRITY OF MULTI-DOMAIN HIGH-SPEED MEMORY: A CASE STUDY .....</b>	<b>885</b>
<i>Seungwon Kim ; Ki Jin Han ; Youngmin Kim ; Seokhyeong Kang</i>	
<b>APPROXIMATE HARDWARE GENERATION USING SYMBOLIC COMPUTER ALGEBRA EMPLOYING GROBNER BASIS .....</b>	<b>889</b>
<i>Saman Froehlich ; Daniel Große ; Rolf Drechsler</i>	
<b>RECONFIGURABLE IMPLEMENTATION OF GF(2M) BIT-PARALLEL MULTIPLIERS .....</b>	<b>893</b>
<i>José L. Imaña</i>	
<b>PROCESSING IN 3D MEMORIES TO SPEED UP OPERATIONS ON COMPLEX DATA STRUCTURES .....</b>	<b>897</b>
<i>Paulo C. Santos ; Geraldo F. Oliveira ; João P. Lima ; Marco A. Z. Alves ; Luigi Carro ; Antonio C. S. Beck</i>	
<b>AN EFFICIENT NBTI-AWARE WAKE-UP STRATEGY FOR POWER-GATED DESIGNS .....</b>	<b>901</b>
<i>Kun-Wei Chiu ; Yu-Guang Chen ; Ing-Chao Lin</i>	
<b>DESIGNING RELIABLE PROCESSOR CORES IN ULTIMATE CMOS AND BEYOND: A DOUBLE SAMPLING SOLUTION .....</b>	<b>905</b>
<i>Thierry Bonnoit ; Fraidy Bouesse ; Nacer-Eddine Zergainoh ; Michael Nicolaidis</i>	
<b>DESIGN OF A TIME-PREDICTABLE MULTICORE PROCESSOR: THE T-CREST PROJECT .....</b>	<b>909</b>
<i>Martin Schoeberl</i>	
<b>ERROR RESILIENCE ANALYSIS FOR SYSTEMATICALLY EMPLOYING APPROXIMATE COMPUTING IN CONVOLUTIONAL NEURAL NETWORKS .....</b>	<b>913</b>
<i>Muhammad Abdullah Hanif ; Rehan Hafiz ; Muhammad Shafique</i>	
<b>DEMAS: AN EFFICIENT DESIGN METHODOLOGY FOR BUILDING APPROXIMATE ADDERS FOR FPGA-BASED SYSTEMS .....</b>	<b>917</b>
<i>Bharath Srinivas Prabakaran ; Semeen Rehman ; Muhammad Abdullah Hanif ; Salim Ullah ; Ghazal Mazaheri ; Akash Kumar ; Muhammad Shafique</i>	
<b>GAIN SCHEDULED CONTROL FOR NONLINEAR POWER MANAGEMENT IN CMPS .....</b>	<b>921</b>
<i>Bryan Donyanavard ; Amir M. Rahmani ; Tiago Muck ; Kasra Moazemmi ; Nikil Dutt</i>	
<b>USING POLYHEDRAL TECHNIQUES TO TIGHTEN WCET ESTIMATES OF OPTIMIZED CODE: A CASE STUDY WITH ARRAY CONTRACTION .....</b>	<b>925</b>
<i>Thomas Lefeuvre ; Imen Fassi ; Christoph Cullmann ; Gernot Gebhard ; Emin Koray Kasnakli ; Isabelle Puaut ; Steven Derrien</i>	

<b>USING MULTIFUNCTIONAL STANDARDIZED STACK AS UNIVERSAL SPINTRONIC TECHNOLOGY FOR IOT.....</b>	<b>931</b>
<i>M. Tahoori ; S. M. Nair ; R. Bishnoi ; S. Senni ; J. Mohdad ; F. Mailly ; L. Torres ; P. Benoit ; A. Gamatie ; P. Nouet ; F. Ouattara ; G. Sassatelli ; K. Jabeur ; P. Vanhauwaert ; A. Atitoeie ; I. Firastrau ; G. Di Pendina ; G. Prenat</i>	
<b>PROGRESS ON CARBON NANOTUBE BEOL INTERCONNECTS.....</b>	<b>937</b>
<i>B. Uhlig ; J. Liang ; J. Lee ; R. Ramos ; A. Dhavamani ; N. Nagy ; J. Dijon ; H. Okuno ; D. Kalita ; V. Georgiev ; A. Asenov ; S. Amoroso ; L. Wang ; C. Millar ; F. Konemann ; B. Gotsmann ; G. Goncalves ; B. Chen ; R. R. Pandey ; R. Chen ; A. Todri-Sanial</i>	
<b>A WCET-AWARE PARALLEL PROGRAMMING MODEL FOR PREDICTABILITY ENHANCED MULTI-CORE ARCHITECTURES.....</b>	<b>943</b>
<i>Simon Reder ; Leonard Masing ; Harald Bucher ; Timon Ter Braak ; Timo Stripf ; Jürgen Becker</i>	
<b>ONLINE EFFICIENT BIO-MEDICAL VIDEO TRANSCODING ON MPSOCS THROUGH CONTENT-AWARE WORKLOAD ALLOCATION.....</b>	<b>949</b>
<i>Arman Iranfar ; Ali Pahlevan ; Marina Zapater ; Martin Žagar ; Mario Kovac ; David Atienza</i>	
<b>HIGHLY EFFICIENT AND ACCURATE SEIZURE PREDICTION ON CONSTRAINED IOT DEVICES.....</b>	<b>955</b>
<i>Farzad Samie ; Sebastian Paul ; Lars Bauer ; Jorg Henkel</i>	
<b>A WEARABLE LONG-TERM SINGLE-LEAD ECG PROCESSOR FOR EARLY DETECTION OF CARDIAC ARRHYTHMIA.....</b>	<b>961</b>
<i>Syed Muhammad Abubakar ; Wala Saadeh ; Muhammad Awais Bin Altaf</i>	
<b>DRONET: EFFICIENT CONVOLUTIONAL NEURAL NETWORK DETECTOR FOR REAL-TIME UAV APPLICATIONS.....</b>	<b>967</b>
<i>Christos Kyrkou ; George Plastiras ; Theocharis Theocharides ; Stylianos I. Venieris ; Christos-Savvas Bouganis</i>	
<b>HYVE: HYBRID VERTEX-EDGE MEMORY HIERARCHY FOR ENERGY-EFFICIENT GRAPH PROCESSING.....</b>	<b>973</b>
<i>Tianhao Huang ; Guohao Dai ; Yu Wang ; Huazhong Yang</i>	
<b>ACCURATE NEURON RESILIENCE PREDICTION FOR A FLEXIBLE RELIABILITY MANAGEMENT IN NEURAL NETWORK ACCELERATORS.....</b>	<b>979</b>
<i>Christoph Schorn ; Andre Guntoro ; Gerd Ascheid</i>	
<b>RAPID IN-MEMORY MATRIX MULTIPLICATION USING ASSOCIATIVE PROCESSOR.....</b>	<b>985</b>
<i>Mohamed Ayoub Neggaz ; Hasan Erdem Yantir ; Smail Niar ; Ahmed Eltawil ; Fadi Kurdahi</i>	
<b>HIMAP: A HIERARCHICAL MAPPING APPROACH FOR ENHANCING LIFETIME RELIABILITY OF DARK SILICON MANYCORE SYSTEMS.....</b>	<b>991</b>
<i>Vijeta Rathore ; Vivek Chaturvedi ; Amit K. Singh ; Thambipillai Srikanthan ; R. Rohith ; Siew-Kei Lam ; Muhammad Shafique</i>	
<b>NBTI AGED CELL REJUVENATION WITH BACK BIASING AND RESULTING CRITICAL PATH REORDERING FOR DIGITAL CIRCUITS IN 28NM FDSOI.....</b>	<b>997</b>
<i>Ajith Sivasadan ; Riddhi Jitendrakumar Shah ; Vincent Huard ; Florian Cacho ; Lorena Anghel</i>	
<b>AN INDUSTRIAL CASE STUDY OF LOW COST ADAPTIVE VOLTAGE SCALING USING DELAY TEST PATTERNS.....</b>	<b>999</b>
<i>Mahroo Zandrahimi ; Philippe Debaud ; Armand Castillejo ; Zaid Al-Ars</i>	
<b>A CASE STUDY FOR USING DYNAMIC PARTITIONING BASED SOLUTION IN VOLUME DIAGNOSIS.....</b>	<b>1001</b>
<i>Tao Wang ; Zhangchun Shi ; Junlin Huang ; Huaxing Tang ; Wu Yang ; Junna Zhong</i>	
<b>ON-LINE RF BUILT-IN SELF-TEST USING NOISE INJECTION AND TRANSMITTER SIGNAL MODULATION BY PHASE SHIFTER.....</b>	<b>1003</b>
<i>Jan Schat</i>	
<b>NEURAL NETWORKS FOR SAFETY-CRITICAL APPLICATIONS — CHALLENGES, EXPERIMENTS AND PERSPECTIVES.....</b>	<b>1005</b>
<i>Chih-Hong Cheng ; Frederik Diehl ; Gereon Hinz ; Yassine Hamza ; Georg Nuehrenberg ; Markus Rickert ; Harald Ruess ; Michael Truong-Le</i>	
<b>IOT SECURITY ASSESSMENT THROUGH THE INTERFACES P-SCAN TEST BENCH PLATFORM.....</b>	<b>1007</b>
<i>Thomas Maurin ; Laurent-Frédéric Ducreux ; George Caraiman ; Philippe Sissoko</i>	
<b>SUPPORTING RUNTIME RECONFIGURABLE VLIWS CORES THROUGH DYNAMIC BINARY TRANSLATION.....</b>	<b>1009</b>
<i>Simon Rokicki ; Erven Rohou ; Steven Derrien</i>	
<b>USFI: ULTRA-LIGHTWEIGHT SOFTWARE FAULT ISOLATION FOR IOT-CLASS DEVICES.....</b>	<b>1015</b>
<i>Zelalem Birhanu Aweke ; Todd Austin</i>	
<b>CONVERGING SAFETY AND HIGH-PERFORMANCE DOMAINS: INTEGRATING OPENMP INTO ADA.....</b>	<b>1021</b>
<i>Sara Royuela ; Luis Miguel Pinho ; Eduardo Quiñones</i>	

<b>COMPILER-DRIVEN ERROR ANALYSIS FOR DESIGNING APPROXIMATE ACCELERATORS</b> .....	1027
<i>Jorge Castro-Godínez ; Sven Esser ; Muhammad Shafique ; Santiago Pagani ; Jörg Henkel</i>	
<b>OVERVIEW OF THE STATE OF THE ART IN EMBEDDED MACHINE LEARNING</b> .....	1033
<i>Liliana Andrade ; Adrien Prost-Boucle ; Frédéric Pétrot</i>	
<b>PNEURO: A SCALABLE ENERGY-EFFICIENT PROGRAMMABLE HARDWARE ACCELERATOR FOR NEURAL NETWORKS</b> .....	1039
<i>A. Carbon ; J. -M. Philippe ; O. Bichler ; R. Schmit ; B. Tain ; D. Briand ; N. Ventroux ; M. Paindavoine ; O. Brousse</i>	
<b>FFT-BASED DEEP LEARNING DEPLOYMENT IN EMBEDDED SYSTEMS</b> .....	1045
<i>Sheng Lin ; Ning Liu ; Mahdi Nazemi ; Hongjia Li ; Caiwen Ding ; Yanzhi Wang ; Massoud Pedram</i>	
<b>A TRANSPRECISION FLOATING-POINT PLATFORM FOR ULTRA-LOW POWER COMPUTING</b> .....	1051
<i>Giuseppe Tagliavini ; Stefan Mach ; Davide Rossi ; Andrea Marongiu ; Luca Benini</i>	
<b>A PERIPHERAL CIRCUIT REUSE STRUCTURE INTEGRATED WITH A RETIMED DATA FLOW FOR LOW POWER RRAM CROSSBAR-BASED CNN</b> .....	1057
<i>Keni Qiu ; Weiwen Chen ; Yuanchao Xu ; Lixue Xia ; Yu Wang ; Zili Shao</i>	
<b>OPTIMAL DC/AC DATA BUS INVERSION CODING</b> .....	1063
<i>Jan Lucas ; Sohan Lal ; Ben Juurlink</i>	
<b>LASER: A HARDWARE/SOFTWARE APPROACH TO ACCELERATE COMPLICATED LOOPS ON CGRAS</b> .....	1069
<i>Mahesh Balasubramanian ; Shail Dave ; Aviral Shrivastava ; Reiley Jeyapaul</i>	
<b>A TIME-MULTIPLEXED FPGA OVERLAY WITH LINEAR INTERCONNECT</b> .....	1075
<i>Xiangwei Li ; Abhishek Kumar Jain ; Douglas L. Maskell ; Suhaib A. Fahmy</i>	
<b>URECA: UNIFIED REGISTER FILE FOR CGRAS</b> .....	1081
<i>Shail Dave ; Mahesh Balasubramanian ; Aviral Shrivastava</i>	
<b>OPTIMIZING THE DATA PLACEMENT AND TRANSFORMATION FOR MULTI-BANK CGRA COMPUTING SYSTEM</b> .....	1087
<i>Zhongyuan Zhao ; Yantao Liu ; Weiguang Sheng ; Tushar Krishna ; Qin Wang ; Zhigang Mao</i>	
<b>DREDBOX: MATERIALIZING A FULL-STACK RACK-SCALE SYSTEM PROTOTYPE OF A NEXT-GENERATION DISAGGREGATED DATACENTER</b> .....	1093
<i>M. Bielski ; I. Syrigos ; K. Katrinis ; D. Syrivelis ; A. Reale ; D. Theodoropoulos ; N. Alachiotis ; D. Pnevmatikatos ; E. H. Pap ; G. Zervas ; V. Mishra ; A. Saljoghei ; A. Rigo ; J. Fernando Zazo ; S. Lopez-Buedo ; M. Torrents ; F. Zylkyarov ; M. Enrico ; O. Gonzalez De Dios</i>	
<b>AN ENERGY-EFFICIENT AND ERROR-RESILIENT SERVER ECOSYSTEM EXCEEDING CONSERVATIVE SCALING LIMITS</b> .....	1099
<i>Georgios Karakonstantis ; Konstantinos Tovletoglou ; Lev Mukhanov ; Hans Vandierendonck ; Dimitrios S. Nikolopoulos ; Peter Lawthers ; Panos Koutsovasilis ; Manolis Maroudas ; Christos D. Antonopoulos ; Christos Kalogirou ; Nikos Bellas ; Spyros Lalis ; Srikumar Venugopal ; Arnau Prat-Pérez ; Alejandro Lampropoulos ; Marios Kleanthous ; Andreas Diavastos ; Zacharias Hadjilambrou ; Panagiota Nikolaou ; Yiannakis Sazeides ; Pedro Trancoso ; George Papadimitriou ; Manolis Kaliorakis ; Athanasios Chatzidimitriou ; Dimitris Gizopoulos ; Shidhartha Das</i>	
<b>THE TRANSPRECISION COMPUTING PARADIGM: CONCEPT, DESIGN, AND APPLICATIONS</b> .....	1105
<i>A. Cristiano I. Malossi ; Michael Schaffner ; Anca Molnos ; Luca Gammaitoni ; Giuseppe Tagliavini ; Andrew Emerson ; Andrés Tomás ; Dimitrios S. Nikolopoulos ; Eric Flamand ; Norbert Wehn</i>	
<b>AN INSIDE JOB: REMOTE POWER ANALYSIS ATTACKS ON FPGAS</b> .....	1111
<i>Falk Schellenberg ; Dennis R. E. Gnad ; Amir Moradi ; Mehdi B. Tahoori</i>	
<b>CONFIDENT LEAKAGE ASSESSMENT — A SIDE-CHANNEL EVALUATION FRAMEWORK BASED ON CONFIDENCE INTERVALS</b> .....	1117
<i>Florian Bache ; Christina Plump ; Tim Güneysu</i>	
<b>ØZONE: EFFICIENT EXECUTION WITH ZERO TIMING LEAKAGE FOR MODERN MICROARCHITECTURES</b> .....	1123
<i>Zelalem Birhanu Aweke ; Todd Austin</i>	
<b>SCADPA: SIDE-CHANNEL ASSISTED DIFFERENTIAL-PLAINTEXT ATTACK ON BIT PERMUTATION BASED CIPHERS</b> .....	1129
<i>Jakub Breier ; Dirmanto Jap ; Shivam Bhasin</i>	
<b>EFFICIENT MAPPING OF QUANTUM CIRCUITS TO THE IBM QX ARCHITECTURES</b> .....	1135
<i>Alwin Zulehner ; Alexandru Paler ; Robert Wille</i>	
<b>PARALLEL CODE GENERATION OF SYNCHRONOUS PROGRAMS FOR A MANY-CORE ARCHITECTURE</b> .....	1139
<i>Amaury Grailat ; Matthieu Moy ; Pascal Raymond ; Benoît Dupont De Dinechin</i>	

<b>SOCRATES — A SEAMLESS ONLINE COMPILER AND SYSTEM RUNTIME AUTOTUNING FRAMEWORK FOR ENERGY-AWARE APPLICATIONS</b> .....	1143
<i>Davide Gadioli ; Ricardo Nobre ; Pedro Pinto ; Emanuele Vitali ; Amir H. Ashouri ; Gianluca Palermo ; Joao Cardoso ; Cristina Silvano</i>	
<b>NON-INTRUSIVE PROGRAM TRACING OF NON-PREEMPTIVE MULTITASKING SYSTEMS USING POWER CONSUMPTION</b> .....	1147
<i>Kamal Lamichhane ; Carlos Moreno ; Sebastian Fischmeister</i>	
<b>ENERGY-PERFORMANCE DESIGN EXPLORATION OF A LOW-POWER MICROPROGRAMMED DEEP-LEARNING ACCELERATOR</b> .....	1151
<i>Giulia Santoro ; Mario R. Casu ; Valentino Peluso ; Andrea Calimera ; Massimo Alioto</i>	
<b>GENPIM: GENERALIZED PROCESSING IN-MEMORY TO ACCELERATE DATA INTENSIVE APPLICATIONS</b> .....	1155
<i>Mohsen Imani ; Saransh Gupta ; Tajana Rosing</i>	
<b>UNIVERSAL NUMBER POSIT ARITHMETIC GENERATOR ON FPGA</b> .....	1159
<i>Manish Kumar Jaiswal ; Hayden K. -H So</i>	
<b>BLOCK CONVOLUTION: TOWARDS MEMORY-EFFICIENT INFERENCE OF LARGE-SCALE CNNs ON FPGA</b> .....	1163
<i>Gang Li ; Fanrong Li ; Tianli Zhao ; Jian Cheng</i>	
<b>EXAMINING THE CONSEQUENCES OF HIGH-LEVEL SYNTHESIS OPTIMIZATIONS ON POWER SIDE-CHANNEL</b> .....	1167
<i>Lu Zhang ; Wei Hu ; Armaiti Ardeshiricham ; Yu Tai ; Jeremy Blackstone ; Dejun Mu ; Ryan Kastner</i>	
<b>DFARPA: DIFFERENTIAL FAULT ATTACK RESISTANT PHYSICAL DESIGN AUTOMATION</b> .....	1171
<i>Mustafa Khairallah ; Rajat Sadhukhan ; Radhamanjari Samanta ; Jakub Breier ; Shivam Bhasin ; Rajat Subhra Chakraborty ; Anupam Chattopadhyay ; Debdeep Mukhopadhyay</i>	
<b>AN ENERGY-EFFICIENT STOCHASTIC COMPUTATIONAL DEEP BELIEF NETWORK</b> .....	1175
<i>Yidong Liu ; Yanzhi Wang ; Fabrizio Lombardi ; Jie Han</i>	
<b>PUSHING THE NUMBER OF QUBITS BELOW THE “MINIMUM”: REALIZING COMPACT BOOLEAN COMPONENTS FOR QUANTUM LOGIC</b> .....	1179
<i>Alwin Zulehner ; Robert Wille</i>	
<b>POWER OPTIMIZATION THROUGH PERIPHERAL CIRCUIT REUSING INTEGRATED WITH LOOP TILING FOR RRAM CROSSBAR-BASED CNN</b> .....	1183
<i>Yuanhui Ni ; Weiwen Chen ; Wenjuan Cui ; Yuanchun Zhou ; Keni Qiu</i>	
<b>ORIENT: ORGANIZED INTERLEAVED ECCS FOR NEW STT-MRAM CACHES</b> .....	1187
<i>Zahra Azad ; Hamed Farbeh ; Amir Mahdi Hosseini Monazzah</i>	
<b>ERASMUS: EFFICIENT REMOTE ATTESTATION VIA SELF-MEASUREMENT FOR UNATTENDED SETTINGS</b> .....	1191
<i>Xavier Carpent ; Gene Tsudik ; Norrathep Rattanavipanon</i>	
<b>END-TO-END LATENCY ANALYSIS OF CAUSE-EFFECT CHAINS IN AN ENGINE MANAGEMENT SYSTEM</b> .....	1195
<i>Junchul Choi ; Donghyun Kang ; Soonhoi Ha</i>	
<b>GENERAL FLOORPLANNING METHODOLOGY FOR 3D ICS WITH AN ARBITRARY BONDING STYLE</b> .....	1199
<i>Jai-Ming Lin ; Chien-Yu Huang</i>	
<b>DIGITALIZATION IN AUTOMOTIVE AND INDUSTRIAL SYSTEMS</b> .....	1203
<i>Matthias Traub ; Hans-Jörg Vögel ; Eric Sax ; Thilo Streichert ; Jérôme Härri</i>	
<b>DESIGN AND OPTIMIZATION OF FEFET-BASED CROSSBARS FOR BINARY CONVOLUTION NEURAL NETWORKS</b> .....	1205
<i>Xiaoming Chen ; Xunzhao Yin ; Michael Niemier ; Xiaobo Sharon Hu</i>	
<b>LOW-POWER 3D INTEGRATION USING INDUCTIVE COUPLING LINKS FOR NEUROTECHNOLOGY APPLICATIONS</b> .....	1211
<i>Benjamin J. Fletcher ; Shidhartha Das ; Chi-Sang Poon ; Terrence Mak</i>	
<b>MAPPING OF LOCAL AND GLOBAL SYNAPSES ON SPIKING NEUROMORPHIC HARDWARE</b> .....	1217
<i>Anup Das ; Yuefeng Wu ; Khanh Huynh ; Francesco Dell'Anna ; Francky Catthoor ; Siebren Schaafsma</i>	
<b>ENERGY-EFFICIENT NEURAL NETWORKS USING APPROXIMATE COMPUTATION REUSE</b> .....	1223
<i>Xun Jiao ; Vahideh Akhlaghi ; Yu Jiang ; Rajesh K. Gupta</i>	
<b>MULTI-BIT NON-VOLATILE SPINTRONIC FLIP-FLOP</b> .....	1229
<i>Christopher Münch ; Rajendra Bishnoi ; Mehdi B. Tahoori</i>	
<b>ADAM: ARCHITECTURE FOR WRITE DISTURBANCE MITIGATION IN SCALED PHASE CHANGE MEMORY</b> .....	1235
<i>Shivam Swami ; Kartik Mohanram</i>	

<b>PROGRAM ERROR RATE-BASED WEAR LEVELING FOR NAND FLASH MEMORY</b> .....	1241
<i>Xin Shi ; Fei Wu ; Shunzhuo Wang ; Changsheng Xie ; Zhonghai Lu</i>	
<b>SHADOWGC: COOPERATIVE GARBAGE COLLECTION WITH MULTI-LEVEL BUFFER FOR PERFORMANCE IMPROVEMENT IN NAND FLASH-BASED SSDS</b> .....	1247
<i>Jinhua Cui ; Youtao Zhang ; Jianhang Huang ; Weiguo Wu ; Jun Yang</i>	
<b>BINARY RING-LWE HARDWARE WITH POWER SIDE-CHANNEL COUNTERMEASURES</b> .....	1253
<i>Aydin Aysu ; Michael Orshansky ; Mohit Tiwari</i>	
<b>HIGH SPEED ASIC IMPLEMENTATIONS OF LEAKAGE-RESILIENT CRYPTOGRAPHY</b> .....	1259
<i>Robert Schilling ; Thomas Unterluggauer ; Stefan Mangard ; Frank K. Gürkaynak ; Michael Muehlberghuber ; Luca Benini</i>	
<b>OPTIMIZATION OF THE PLL CONFIGURATION IN A PLL-BASED TRNG DESIGN</b> .....	1265
<i>Elie Nounon Allini ; Oto Petura ; Viktor Fischer ; Florent Bernard</i>	
<b>AVAILABILITY ENHANCEMENT AND ANALYSIS FOR MIXED-CRITICALITY SYSTEMS ON MULTI-CORE</b> .....	1271
<i>Roberto Medina ; Etienne Borde ; Laurent Pautet</i>	
<b>MIXED-CRITICALITY SCHEDULING WITH MEMORY BANDWIDTH REGULATION</b> .....	1277
<i>Muhammad Ali Awan ; Pedro F. Souto ; Konstantinos Bletsas ; Benny Akesson ; Eduardo Tovar</i>	
<b>DESIGN AND VALIDATION OF FAULT-TOLERANT EMBEDDED CONTROLLERS</b> .....	1283
<i>Saurav Kumar Ghosh ; Soumyajit Dey ; Dip Goswami ; Daniel Mueller-Gritschneider ; Samarjit Chakraborty</i>	
<b>COMPUTING WITH FERROELECTRIC FETS: DEVICES, MODELS, SYSTEMS, AND APPLICATIONS</b> .....	1289
<i>Ahmedullah Aziz ; Evelyn T. Breyer ; An Chen ; Xiaoming Chen ; Suman Datta ; Sumeet Kumar Gupta ; Michael Hoffmann ; Xiaobo Sharon Hu ; Adrian Ionescu ; Matthew Jerry ; Thomas Mikolajick ; Halid Mulaosmanovic ; Kai Ni ; Michael Niemier ; Ian O'Connor ; Atanu Saha ; Stefan Slesazcek ; Sandeep Krishna Thirumala ; Xunzhao Yin</i>	
<b>THE CAMEL APPROACH TO STACKED SENSOR SMART CAMERAS</b> .....	1299
<i>Saibal Mukhopadhyay ; Marilyn Wolf ; Mohammed F. Amir ; Evan Gebhardt ; Jong Hwan Ko ; Jae Ha Kung ; Burhan A. Musassar</i>	
<b>A DESIGN TOOL FOR HIGH PERFORMANCE IMAGE PROCESSING ON MULTICORE PLATFORMS</b> .....	1304
<i>Jiahao Wu ; Timothy Blattner ; Walid Keyrouz ; Shuvra S. Bhattacharyya</i>	
<b>QUASAR, A HIGH-LEVEL PROGRAMMING LANGUAGE AND DEVELOPMENT ENVIRONMENT FOR DESIGNING SMART VISION SYSTEMS ON EMBEDDED PLATFORMS</b> .....	1310
<i>Bart Goossens ; Hiep Luong ; Jan Aelterman ; Wilfried Philips</i>	
<b>CONCURRENT FOCAL-PLANE GENERATION OF COMPRESSED SAMPLES FROM TIME- ENCODED PIXEL VALUES</b> .....	1316
<i>M. Trevisi ; H. C. Bandala ; J. Fernández-Berni ; R. Carmona-Galán ; Á. Rodríguez-Vázquez</i>	
<b>CONTACTLESS FINGER AND FACE CAPTURING ON A SECURE HANDHELD EMBEDDED DEVICE</b> .....	1321
<i>Axel Weissenfeld ; Bernhard Strobl ; Franz Daubner</i>	
<b>A FAITHFUL BINARY CIRCUIT MODEL WITH ADVERSARIAL NOISE</b> .....	1327
<i>Matthias Függer ; Jürgen Maier ; Robert Najvirt ; Thomas Nowak ; Ulrich Schmid</i>	
<b>EVT-BASED WORST CASE DELAY ESTIMATION UNDER PROCESS VARIATION</b> .....	1333
<i>Charalampos Antoniadis ; Dimitrios Garyfallou ; Nestor Evmorfopoulos ; Georgios Stamoulis</i>	
<b>CO-SYNTHESIS OF FLOORPLANNING AND POWERPLANNING IN 3D ICS FOR MULTIPLE SUPPLY VOLTAGE DESIGNS</b> .....	1339
<i>Jai-Ming Lin ; Chien-Yu Huang ; Jih-Ying Yang</i>	
<b>ACCELERATE ANALYTICAL PLACEMENT WITH GPU: A GENERIC APPROACH</b> .....	1345
<i>Chun-Xun Lin ; Martin D. F. Wong</i>	
<b>HIGH PERFORMANCE COLLECTIVE COMMUNICATION-AWARE 3D NETWORK-ON-CHIP ARCHITECTURES</b> .....	1351
<i>Biresh Kumar Joardar ; Karthi Duraisamy ; Partha Pratim Pande</i>	
<b>A SOFT-ERROR RESILIENT ROUTE COMPUTATION UNIT FOR 3D NETWORKS-ON-CHIPS</b> .....	1357
<i>Alexandre Coelho ; Amir Charif ; Nacer-Eddine Zergainoh ; Juan Fraire ; Raoul Velazco</i>	
<b>SPA: SIMPLE POOL ARCHITECTURE FOR APPLICATION RESOURCE ALLOCATION IN MANY-CORE SYSTEMS</b> .....	1363
<i>Jayasimha Sai Koduri ; Iraklis Anagnostopoulos</i>	
<b>RSON: AN INTER/INTRA-CHIP SILICON PHOTONIC NETWORK FOR RACK-SCALE COMPUTING SYSTEMS</b> .....	1369
<i>Peng Yang ; Zhengbin Pang ; Zhifei Wang ; Zhehui Wang ; Min Xie ; Xuanqi Chen ; Luan H. K. Duong ; Jiang Xu</i>	
<b>HME: A LIGHTWEIGHT EMULATOR FOR HYBRID MEMORY</b> .....	1375
<i>Zhuohui Duan ; Haikun Liu ; Xiaofei Liao ; Hai Jin</i>	

<b>VERC3: A LIBRARY FOR EXPLICIT STATE SYNTHESIS OF CONCURRENT SYSTEMS</b> .....	1381
<i>Marco Elver ; Christopher J. Banks ; Paul Jackson ; Vijay Nagarajan</i>	
<b>PROMETHEUS: PROCESSING-IN-MEMORY HETEROGENEOUS ARCHITECTURE DESIGN FROM A MULTI-LAYER NETWORK THEORETIC STRATEGY</b> .....	1387
<i>Yao Xiao ; Shahin Nazarian ; Paul Bogdan</i>	
<b>ADVANCING SOURCE-LEVEL TIMING SIMULATION USING LOOP ACCELERATION</b> .....	1393
<i>Joscha Benz ; Christoph Gerum ; Oliver Bringmann</i>	
<b>STORAGE-AWARE SAMPLE PREPARATION USING FLOW-BASED MICROFLUIDIC LABS-ON-CHIP</b> .....	1399
<i>Sukanta Bhattacharjee ; Robert Wille ; Juinn-Dar Huang ; Bhargab B. Bhattacharya</i>	
<b>PUMP-AWARE FLOW ROUTING ALGORITHM FOR PROGRAMMABLE MICROFLUIDIC DEVICES</b> .....	1405
<i>Guan-Ru Lai ; Chun-Yu Lin ; Tsung-Yi Ho</i>	
<b>ADAPTIVE APPROXIMATION IN ARITHMETIC CIRCUITS: A LOW-POWER UNSIGNED DIVIDER DESIGN</b> .....	1411
<i>Honglan Jiang ; Leibo Liu ; Fabrizio Lombardi ; Jie Han</i>	
<b>CORRELATION MANIPULATING CIRCUITS FOR STOCHASTIC COMPUTING</b> .....	1417
<i>Vincent T. Lee ; Armin Alaghi ; Luis Ceze</i>	
<b>XNOR-RRAM: A SCALABLE AND PARALLEL RESISTIVE SYNAPTIC ARCHITECTURE FOR BINARY NEURAL NETWORKS</b> .....	1423
<i>Xiaoyu Sun ; Shihui Yin ; Xiaochen Peng ; Rui Liu ; Jae-Sun Seo ; Shimeng Yu</i>	
<b>A NOVEL FAULT TOLERANT CACHE ARCHITECTURE BASED ON ORTHOGONAL LATIN SQUARES THEORY</b> .....	1429
<i>Filippos Filippou ; Georgios Keramidas ; Michail Mavropoulos ; Dimitris Nikolas</i>	
<b>TECHNOLOGY-AWARE LOGIC SYNTHESIS FOR RERAM BASED IN-MEMORY COMPUTING</b> .....	1435
<i>Debjyoti Bhattacharjee ; Luca Amaru ; Anupam Chattopadhyay</i>	
<b>LEVERAGING THERMALLY-AWARE CHIPLET ORGANIZATION IN 2.5D SYSTEMS TO RECLAIM DARK SILICON</b> .....	1441
<i>Furkan Eris ; Ajay Joshi ; Andrew B. Kahng ; Yenai Ma ; Saiful Mojumder ; Tiansheng Zhang</i>	
<b>ISING-PUF: A MACHINE LEARNING ATTACK RESISTANT PUF FEATURING LATTICE LIKE ARRANGEMENT OF ARBITER-PUFS</b> .....	1447
<i>Hiromitsu Awano ; Takashi Sato</i>	
<b>EFFICIENT HELPER DATA REDUCTION IN SRAM PUFs VIA LOSSY COMPRESSION</b> .....	1453
<i>Ye Wang ; Michael Orshansky</i>	
<b>IMPROVING THE EFFICIENCY OF THERMAL COVERT CHANNELS IN MULTI-/MANY-CORE SYSTEMS</b> .....	1459
<i>Zijun Long ; Xiaohang Wang ; Yingtao Jiang ; Guofeng Cui ; Li Zhang ; Terrence Mak</i>	
<b>A PLACEMENT ALGORITHM FOR SUPERCONDUCTING LOGIC CIRCUITS BASED ON CELL GROUPING AND SUPER-CELL PLACEMENT</b> .....	1465
<i>Soheil Nazar Shahsavani ; Alireza Shafaei ; Massoud Pedram</i>	
<b>ABAX: 2D/3D LEGALISER SUPPORTING LOOK-AHEAD LEGALISATION AND BLOCKAGE STRATEGIES</b> .....	1469
<i>Nikolaos Sketopoulos ; Christos Sotiriou ; Stavros Simoglou</i>	
<b>LESAR: A DYNAMIC LINE-END SPACING AWARE DETAILED ROUTER</b> .....	1473
<i>Ying-Chi Wei ; Radhamanjari Samanta ; Yih-Lang Li</i>	
<b>UNDERSTANDING TURN MODELS FOR ADAPTIVE ROUTING: THE MODULAR APPROACH</b> .....	1477
<i>Edoardo Fusella ; Alessandro Ciarlo</i>	
<b>QUATER-IMAGINARY BASE FOR COMPLEX NUMBER ARITHMETIC CIRCUITS</b> .....	1481
<i>Souradip Sarkar ; Manil Dev Gomony</i>	
<b>FAULT-TOLERANT VALVE-BASED MICROFLUIDIC ROUTING FABRIC FOR DROPLET BARCODING IN SINGLE-CELL ANALYSIS</b> .....	1484
<i>Yasamin Moradi ; Mohamed Ibrahim ; Krishnendu Chakrabarty ; Ulf Schlichtmann</i>	
<b>OPTIMIZING POWER-ACCURACY TRADE-OFF IN APPROXIMATE ADDERS</b> .....	1488
<i>D. Celia ; Vinita Vasudevan ; Nitin Chandrachoodan</i>	
<b>IMPROVING THE ERROR BEHAVIOR OF DRAM BY EXPLOITING ITS Z-CHANNEL PROPERTY</b> .....	1492
<i>Kira Kraft ; Chirag Sudarshan ; Deepak M. Mathew ; Christian Weis ; Norbert Wehn ; Matthias Jung</i>	
<b>ARCHITECTURE AND OPTIMIZATION OF ASSOCIATIVE MEMORIES USED FOR THE IMPLEMENTATION OF LOGIC FUNCTIONS BASED ON NANO-ELECTRONIC 1S1R CELLS</b> .....	1496
<i>Arne Heitmann ; Tobias G. Noll</i>	

<b>ACCURATE PREDICTION OF SMARTPHONES' SKIN TEMPERATURE BY CONSIDERING EXOTHERMIC COMPONENTS</b> .....	1500
<i>Jihoon Park ; Seokjun Lee ; Hojung Cha</i>	
<b>TRUSTWORTHY PROOFS FOR SENSOR DATA USING FPGA BASED PHYSICALLY UNCLONABLE FUNCTIONS</b> .....	1504
<i>Urbi Chatterjee ; Durga Prasad Sahoo ; Debdeep Mukhopadhyay ; Rajat Subhra Chakraborty</i>	
<b>TOWARDS FULLY AUTOMATED TLM-TO-RTL PROPERTY REFINEMENT</b> .....	1508
<i>Vladimir Herdt ; Hoang M. Le ; Daniel Große ; Rolf Drechsler</i>	
<b>IN-MEMORY COMPUTING USING PATHS-BASED LOGIC AND HETEROGENEOUS COMPONENTS</b> .....	1512
<i>Alvaro Velasquez ; Sumit Kumar Jha</i>	
<b>NON-INTRUSIVE TESTING TECHNIQUE FOR DETECTION OF TROJANS IN ASYNCHRONOUS CIRCUITS</b> .....	1516
<i>Leonel Acunha Guimarães ; Thiago Ferreira De Paiva Leite ; Rodrigo Possamai Bastos ; Laurent Fesquet</i>	
<b>TOWARDS INTER-VENDOR COMPATIBILITY OF TRUE RANDOM NUMBER GENERATORS FOR FPGAS</b> .....	1520
<i>Miloš Grujić ; Bohan Yang ; Vladimir Rožić ; Ingrid Verbauwheide</i>	
<b>EFFICIENT WEAR LEVELING FOR INODES OF FILE SYSTEMS ON PERSISTENT MEMORIES</b> .....	1524
<i>Xianzhang Chen ; Edwin H. -M. Sha ; Yuansong Zeng ; Chaoshu Yang ; Weiwen Jiang ; Qingfeng Zhuge</i>	
<b>EXPLORING NON-VOLATILE MAIN MEMORY ARCHITECTURES FOR HANDHELD DEVICES</b> .....	1528
<i>Sneha Ved ; Manu Awasthi</i>	
<b>DESIGN METHODOLOGIES FOR ENABLING SELF-AWARENESS IN AUTONOMOUS SYSTEMS</b> .....	1532
<i>Armin Sadighi ; Bryan Donyanavard ; Thawra Kadeed ; Kasra Moazemmi ; Tiago Mück ; Ahmed Nassar ; Amir M. Rahmani ; Thomas Wild ; Nikil Dutt ; Rolf Ernst ; Andreas Herkersdorf ; Fadi Kurdahi</i>	
<b>DIRECTED TEST GENERATION USING CONCOLIC TESTING ON RTL MODELS</b> .....	1538
<i>Alif Ahmed ; Farimah Farahmandi ; Prabhat Mishra</i>	
<b>SUSPECT SET PREDICTION IN RTL BUG HUNTING</b> .....	1544
<i>Neil Veira ; Zissis Poulos ; Andreas Veneris</i>	
<b>SYMBOLIC ASSERTION MINING FOR SECURITY VALIDATION</b> .....	1550
<i>Alessandro Danese ; Valeria Bertacco ; Graziano Pravadelli</i>	
<b>IMPROVING AND EXTENDING THE ALGEBRAIC APPROACH FOR VERIFYING GATE-LEVEL MULTIPLIERS</b> .....	1556
<i>Daniela Ritirc ; Armin Biere ; Manuel Kauers</i>	
<b>RECONFIGURABLE ASYNCHRONOUS PIPELINES: FROM FORMAL MODELS TO SILICON</b> .....	1562
<i>Danil Sokolov ; Alessandro De Gennaro ; Andrey Mokhov</i>	
<b>AUTOMATIC GENERATION OF HARDWARE CHECKERS FROM FORMAL MICRO-ARCHITECTURAL SPECIFICATIONS</b> .....	1568
<i>Alexander Fedotov ; Julien Schmaltz</i>	
<b>SPECIFICATION DECOMPOSITION FOR SYNTHESIS FROM LIBRARIES OF LTL ASSUME/GUARANTEE CONTRACTS</b> .....	1574
<i>Antonio Iannopollo ; Stavros Tripakis ; Alberto Sangiovanni-Vincentelli</i>	
<b>HARDWARE-ASSISTED ROOTKIT DETECTION VIA ON-LINE STATISTICAL FINGERPRINTING OF PROCESS EXECUTION</b> .....	1580
<i>Liwei Zhou ; Yiorgos Makris</i>	
<b>SECURING CONDITIONAL BRANCHES IN THE PRESENCE OF FAULT ATTACKS</b> .....	1586
<i>Robert Schilling ; Mario Werner ; Stefan Mangard</i>	
<b>TOWARDS PROVABLY-SECURE PERFORMANCE LOCKING</b> .....	1592
<i>Monir Zaman ; Abhrajit Sengupta ; Danqing Liu ; Ozgur Sinanoglu ; Yiorgos Makris ; Jeyavijayan J V Rajendran</i>	
<b>AN AUTOMATED CONFIGURABLE TROJAN INSERTION FRAMEWORK FOR DYNAMIC TRUST BENCHMARKS</b> .....	1598
<i>Jonathan Cruz ; Yuanwen Huang ; Prabhat Mishra ; Swarup Bhunia</i>	
<b>EXTENDING THE LIFETIME OF NVMS WITH COMPRESSION</b> .....	1604
<i>Jie Xu ; Dan Feng ; Yu Hua ; Wei Tong ; Jingning Liu ; Chunyan Li</i>	
<b>HETEROGENEOUS PCM ARRAY ARCHITECTURE FOR RELIABILITY, PERFORMANCE AND LIFETIME ENHANCEMENT</b> .....	1610
<i>Taehyun Kwon ; Muhammad Imran ; Jung Min You ; Joon-Sung Yang</i>	
<b>AN EFFICIENT PCM-BASED MAIN MEMORY SYSTEM VIA EXPLOITING FINE-GRAINED DIRTINESS OF CACHE LINES</b> .....	1616
<i>Jie Xu ; Dan Feng ; Yu Hua ; Wei Tong ; Jingning Liu ; Chunyan Li ; Zheng Li</i>	



<b>DFPC: A DYNAMIC FREQUENT PATTERN COMPRESSION SCHEME IN NVM-BASED MAIN MEMORY</b> .....	1622
<i>Yuncheng Guo ; Yu Hua ; Pengfei Zuo</i>	
<b>PRACTICAL CHALLENGES IN DELIVERING THE PROMISES OF REAL PROCESSING-IN-MEMORY MACHINES</b> .....	1628
<i>Nishil Talati ; Ameer Haj Ali ; Rotem Ben Hur ; Nimrod Wald ; Ronny Ronen ; Pierre-Emmanuel Gaillardon ; Shahar Kvatinsky</i>	
<b>SMART INSTRUCTION CODES FOR IN-MEMORY COMPUTING ARCHITECTURES COMPATIBLE WITH STANDARD SRAM INTERFACES</b> .....	1634
<i>Maha Kooli ; Henri-Pierre Charles ; Clement Touzet ; Bastien Giraud ; Jean-Philippe Noel</i>	
<b>COMPUTING-IN-MEMORY WITH SPINTRONICS</b> .....	1640
<i>Shubham Jain ; Sachin Sapatnekar ; Jian-Ping Wang ; Kaushik Roy ; Anand Raghunathan</i>	
<b>MEMRISTIVE DEVICES FOR COMPUTATION-IN-MEMORY</b> .....	1646
<i>Jintao Yu ; Hoang Anh Du Nguyen ; Lei Xie ; Mottaqiallah Taouil ; Said Hamdioui</i>	
<b>ENERGY-SECURE SWARM POWER MANAGEMENT</b> .....	1652
<i>Augusto Vega ; Alper Buyuktosunoglu ; Pradip Bose</i>	
<b>Author Index</b>	