Silicon Compatible Materials, Processes, and Technologies for Advanced Integrated Circuits and Emerging Applications 8

Editors:

F. Roozeboom

P. J. Timans

K. Kakushima

H. Jagannathan

Z. Karim

E. P. Gusev

S. De Gendt

Sponsoring Divisions:

Electronics and Photonics

Dielectric Science & Technology

Published by

The Electrochemical Society

65 South Main Street, Building D
Pennington, NJ 08534-2839, USA

tel 609 737 1902
fax 609 737 2743

www.electrochem.org

ecstransactions ™

Vol. 85, No. 6

Copyright 2018 by The Electrochemical Society.
All rights reserved.

This book has been registered with Copyright Clearance Center.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:

The Electrochemical Society
65 South Main Street
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902
Fax 609.737.2743
e-mail: ecs@electrochem.org
Web: www.electrochem.org

ISSN 1938-6737 (online)
ISSN 1938-5862 (print)
ISSN 2151-2051 (cd-rom)

ISBN 978-1-62332-486-5 (CD-ROM)
ISBN 978-1-62332-499-5 (USB)
ISBN 978-1-60768-834-1 (PDF)

Printed in the United States of America.

ECS Transactions, **Volume 85, Issue 6**
Silicon Compatible Materials, Processes, and Technologies for Advanced
Integrated Circuits and Emerging Applications 8

Table of Contents

Preface *iii*

Chapter 1
Technologies for Advanced Integrated Circuits

(Invited) Extending Advanced CMOS Scaling with SiGe Channel Materials 3
R. J. Carter, R. Sporer, T. J. McArdle, G. R. Mulfinger, J. R. Holt, S. Beasor, A. Child, J. Fronheiser, J. A. Wahl, H. Geisler, G. J. Kluth, D. H. Triyoso, K. Punchihewa, U. Rana, L. Vanamurthy, D. K. Sohn

(Invited) Laser Annealing in CMOS Manufacturing 11
O. Gluschenkov, H. Jagannathan

Pinch-Off Plasma CVD Deposition Process and Material Technology for Nano-Device Air Gap/Spacer Formation 25
S. V. Nguyen, T. J. Haigh, K. Cheng, C. Penny, C. Park, J. Li, S. C. Mehta, T. Yamashita, L. Jiang, D. Canaperi

Chapter 2
Processes for Advanced Integrated Circuits

Characteristic Change of GeO_2/Ge Interface by Hf-Post Metallization Annealing 43
H. Fujiwara, Y. Iwazaki, T. Ueno

Improved C-V Hysteresis and Two-States Characteristics in MIS (p) Structure with Elongated Thin Metal Gate 51
C. D. Lin, J. G. Hwu

Electrochemical Characterization of Ruthenium Using Potassium Bromate as Oxidizer for Titania-Based CMP Slurry 59
K. Yadav, M. Ramachandran, S. N. Victoria

(Invited) Development of Plasma Atomic Layer Etching in Close-to-Conventional Etch Tools 71
M. Cooke, A. Goodyear

Ultra-High Sensitivity Surface Photovoltage Measurement of Heavy Metal Contamination in Silicon Wafers with Fast Metal Identification 77
M. Wilson, A. Savtchouk, J. D'Amico, B. Schrayer, D. Marinskiy, P. Edelman, C. Almeida, T. Zajac, A. D. Findlay, J. Lagowski

Improving the Figure-of-Merit of Integrated Solid-State Diodes through the Use of Nanostructured Porous Silicon 89
L. M. Strambini, M. Marchesi, M. Sambi, F. F. R. Toia, S. D. Mariani, M. Morelli, G. Barillaro

Quasi-Zero-Voltage Controlled Etching of Macropores in n-Type Silicon 93
L. M. Strambini, C. Cozzi, G. Barillaro

Model-Based Corona Charge - Kelvin Probe Characterization of Patterned Structures 97
D. Marinskiy, J. Lagowski

Effect of Surface Preparation on the Residual Oxide Thickness and Material Loss of InGaAs Layer 105
J. Na, S. Lim

Chapter 3
Technologies for Emerging Applications

(Invited) A Nonvolatile SRAM Based on Ferroelectric HfO_2 Capacitor for IoT Power Management 111
M. Kobayashi, N. Ueyama, T. Hiramoto

(Invited) Beyond CMOS: Memristor and Its Application for Next Generation Storage and Computing 115
C. Liu, F. Liu, H. Li

(Invited) Enabling On-Device Learning with Deep Spiking Neural Networks for Speech Recognition 127
N. Soures, D. Kudithipudi, R. B. Jacobs-Gedrim, S. Agarwal, M. Marinella

(Invited) Complementary III-V Heterojunction Tunnel FETs Monolithically Integrated on Silicon 139
C. Convertino, H. Schmid, L. Czornomaz, H. Riel, S. Sant, A. Schenk, K. Moselund

(Invited) Materials and Processes for Superconducting Qubits and Superconducting Electronic Circuits on 300mm Wafers 151
S. S. Papa Rao, C. Hobbs, S. Olson, N. Foroozani, H. Chong, H. Stamper, B. Martinick, D. Ashworth, B. Bunday, M. Malloy, E. Holland, J. Nalaskowski, P. Kearney, T. Ngai, I. Wells, M. Yakimov, S. Oktyabrsky, B. O'Brien, V. Kaushik, K. A. Dunn, K. Beckmann, S. Bennett, M. Rodgers, T. Murray, S. Novak, B. Baker-O'Neal, C. Borst, K. D. Osborn, M. Liehr

Chapter 4
Poster Session

Plasma-Based Copper Etch Process and Reliability 165
B. Gao, Y. Gao, Y. Kuo, T. Yuan

Adjustable Silicon Corner Rounding Radius by Wet Technique 171
P. T. Tou, H. Y. Liao, H. C. Huang, K. Y. Shih, M. C. Lu

Author Index 177