

2018 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS 2018)

**Yokohama, Japan
18-20 April 2018**



**IEEE Catalog Number: CFP18COL-POD
ISBN: 978-1-5386-6104-8**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18COL-POD
ISBN (Print-On-Demand):	978-1-5386-6104-8
ISBN (Online):	978-1-5386-6103-1
ISSN:	2167-9657

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

IEEE Symposium on Low-Power and High-Speed Chips and Systems



2018 IEEE COOL Chips 21

*Yokohama Joho Bunka Center, Yokohama, Japan
(Yokohama Media & Communications Center, Yokohama, Japan)
April 18-20, 2018*

Final Program and Proceedings

<i>Message from the Organizing Committee Chair</i>	i
<i>Message from the Steering Committee Chair</i>	iii
<i>Message from the Program Committee Chairs</i>	iv
<i>List of the Committees Members</i>	vi
<i>Final Program</i>	ix
<i>Special Session Speaker's Biography</i>	xviii
<i>Keynote & Invited Speaker's Biography</i>	xx
<i>Supporting Organization List</i>	xxvii

TABLE OF CONTENTS

DESIGN AUTOMATION METHODOLOGY OF A CRITICAL PATH MONITOR FOR ADAPTIVE VOLTAGE CONTROLS	1
<i>R. Kazami, H. Okuhara, H. Amano</i>	
3D-COOL: DESIGN AND DEVELOPMENT OF ADAPTIVE THERMAL-AWARE THREE-DIMENSIONAL NOC-BASED MULTIPROCESSOR CHIP	4
<i>V. Pagracious, R. Dash, A. Turuk</i>	
XNORBIN: A 95 TOP/S/W HARDWARE ACCELERATOR FOR BINARY CONVOLUTIONAL NEURAL NETWORKS	7
<i>A. Al Bahou, G. Karunaratne, R. Andri, L. Cavigelli, L. Benini</i>	
ECTALK: ENERGY EFFICIENT COHERENT TRANSPRECISION ACCELERATORS – THE BIDIRECTIONAL LONG SHORT-TERM MEMORY NEURAL NETWORK CASE	10
<i>D. Diamantopoulos, H. Giefers, C. Hagleitner</i>	
EMAXVR: A PROGRAMMABLE ACCELERATOR EMPLOYING NEAR ALU UTILIZATION TO DSA	13
<i>T. Ichikura, R. Yamano, Y. Kikutani, R. Zhang, Y. Nakashima</i>	
DATA SELECTION AND DE-NOISING BASED ON RELIABILITY FOR LONG-RANGE AND HIGH-PIXEL RESOLUTION LIDAR	16
<i>K. Tanabe, H. Kubota, A. Sai, N. Matsumoto</i>	
A PROGRAMMABLE ANALOG CALCULATION UNIT FOR VECTOR COMPUTATIONS	19
<i>N. Uetake, R. Zhang, T. Nakada, Y. Nakashima</i>	
SUBTHRESHOLD LOGIC FOR LOW-AREA AND ENERGY EFFICIENT TRUE RANDOM NUMBER GENERATOR	22
<i>M. Coustans, A. Cherkaoui, L. Fesquet, C. Terrier, S. Salgado, T. Eberhardt, M. Kayal</i>	
AN ENERGY-AWARE SET-LEVEL REFRESHING MECHANISM FOR EDRAM LAST-LEVEL CACHES	25
<i>M. Sato, Z. Li, R. Egawa, H. Kobayashi</i>	
POWER PERFORMANCE ANALYSIS OF ARM SCALABLE VECTOR EXTENSION	28
<i>T. Odajima, Y. Kodama, M. Sato</i>	
A TWO-STAGE-PIPELINE CPU OF SH-2 ARCHITECTURE IMPLEMENTED ON FPGA AND SOC FOR IOT, EDGE AI AND ROBOTIC APPLICATIONS	31
<i>K. Hagiwara, T. Hayashi, S. Kawasaki, F. Arakawa, O. Endo, H. Nomura, A. Tsukamoto, D. Nguyen, B. Nguyen, A. Tran, H. Hyunh, I. Kudoh, C.-K. Pham</i>	
Author Index	