

**2018 IEEE 29th International
Conference on
Application-specific Systems,
Architectures and Processors
(ASAP 2018)**

**Milano, Italy
10-12 July 2018**



**IEEE Catalog Number: CFP18063-POD
ISBN: 978-1-5386-7480-2**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18063-POD
ISBN (Print-On-Demand):	978-1-5386-7480-2
ISBN (Online):	978-1-5386-7479-6
ISSN:	2160-0511

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

A Configurable Framework for Hough-Transform-Based Embedded Object Recognition Systems	1
<i>Julian Sarcher, Christian Scheglmann, Alexander Zoellner, Tim Dolereity, Michael Schaeferling, Matthias Vahly, and Gundolf Kiefer</i>	
Five-point Algorithm: An Efficient Cloud-based FPGA Implementation.....	9
<i>Marco Rabozzi, Emanuele Del Sozzo, Lorenzo Di Tucci, Marco D. Santambrogio</i>	
Real-Time High-Quality Stereo Matching System on a GPU	17
<i>Qiong Chang and Tsutomu Maruyama</i>	
Implementing and Parallelizing Real-time Lane Detection on Heterogeneous Platforms.....	25
<i>Xiebing Wang, Christopher Kiwus, Canhao Wu, Biao Hu, Kai Huang, Alois Knoll</i>	
From Tensor Algebra to Hardware Accelerators: Generating Streaming Architectures for Solving Partial Differential Equations.....	33
<i>Francis P. Russell, James Stanley Targett, and Wayne Luk</i>	
A Unified Backend for Targeting FPGAs from DSLs.....	41
<i>Emanuele Del Sozzo, Riyadh Baghdadi, Saman Amarasinghe, Marco D. Santambrogio</i>	
Solving Maxwell's Equations with Modern C++ and SYCL: A Case Study	49
<i>Ayesha Afzal, Christian Schmitt, Samer Alhaddad, Yevgen Grynko, Jürgen Teich, Jens Förstner, and Frank Hannig</i>	
Low-power Design of a Gravity Rotation Module for HAR Systems Based on Inertial Sensors.....	57
<i>Antonio De Vita, Gian Domenico Licciardob, Luigi Di Benedettoc, Danilo Pau, Emanuele Plebani, and Angelo Bosco</i>	
A Reading Comprehension Style Question Answering Model Based On Attention Mechanism	61
<i>Linlong Xiao, Nanzhi Wang, Guocai Yang</i>	
Linux Synchronization Barrier on MPSoC: Hardware/Software Accurate Study and Optimization	65
<i>Maxime France-Pillois, Jerome Martin, Frederic Rousseau</i>	
GAP-8: A RISC-V SoC for AI at the Edge of the IoT	69
<i>Eric Flamand, Davide Rossi, Francesco Conti, Igor Loi, Antonio Pullini, Florent Rotenberg, and Luca Benini</i>	
An Explicitly Parallel Architecture for Packet Parsing in Software Defined Networks.....	73
<i>Hesam Zolfaghari, Davide Rossi, and Jari Nurmi</i>	
A Real-Time Learning-Based Super-Resolution System Using Direct Simple Functions	77
<i>Daolu Zha, Xi Jin, Rui Shang, Pengfei Yang</i>	
Enhanced Visual Loop Closing for Laser-Based SLAM.....	81
<i>Zulun Zhu, Shaowu Yang, and Huadong Dai</i>	
Touch-based Smartphone Authentication Using Import Vector Domain Description	85
<i>Bin Zou and Yantao Li</i>	
Resource-efficient Reconfigurable Computer-on-Module for Embedded Vision Applications	89
<i>Daniel Klimeck, Hanno Gerd Meyer, Jens Hagemeyer, Mario Porrmann, and Ulrich Ruckert</i>	
Simple Instruction-Set Computer for Area and Energy-Sensitive IoT Edge Devices	93
<i>Kaoru Saso and Yuko Hara-Azumi</i>	

Performance Estimation of Deeply Pipelined Fluid Simulation on Multiple FPGAs with High-speed Communication Subsystem	97
<i>Antoniette Mondigo, Kentaro Sano, and Hiroyuki Takizawa</i>	
Data-flow Aware CNN Accelerator with Hybrid Wireless Interconnection	101
<i>Mitali Sinha, Sri Harsha Gade, Wazir Singh and Sujay Deb</i>	
A Scalable FPGA Design for Cloud N-Body Simulation.....	105
<i>Emanuele Del Sozzo, Marco Rabozzi, Lorenzo Di Tucci, Donatella Sciuto, and Marco D. Santambrogio</i>	
Design Space Exploration for Orlando Ultra Low-Power Convolutional Neural Network SoC.....	113
<i>Ahmet Erdem, Cristina Silvano, Thomas Boesch, and Andrea Ornstein</i>	
Hardware Compilation of Deep Neural Networks: An Overview	120
<i>Ruizhe Zhao, Shuanglong Liu, Ho-Cheung Ng, Erwei Wang, James J. Davis, Xinyu Niu, Xiwei Wang, Hui Feng Shi, George A. Constantinides, Peter Y. K. Cheung, and Wayne Luk</i>	
Edge Intelligence: Challenges and Opportunities of Near-Sensor Machine Learning Applications	128
<i>George Plastiras, Maria Terzi, Christos Kyrkou, Theocharis Theocharides</i>	
Towards Hardware Accelerated Reinforcement Learning for Application-Specific Robotic Control	135
<i>Shengjia Shao, Jason Tsai, Michal Mysior, Wayne Luk, Thomas Chau, Alexander Warren, and Ben Jeppesen</i>	
Reconfigurable Co-Processor Architecture with Limited Numerical Precision to Accelerate Deep Convolutional Neural Networks	143
<i>Sasindu Wijeratne, Sandaruwan Jayaweera, Mahesh Dananjaya and Ajith Pasqual</i>	
Synthetic Data Approach for Classification and Regression	150
<i>Yang Yue, Ying Li, Kexin Yi, and Zhonghai Wu</i>	
A Customized Processing-in-Memory Architecture for Biological Sequence Alignment	158
<i>Nasrin Akbari, Mehdi Modarressi, Masoud Danesh Talab, Mohammad Loni</i>	
Adaptively Banded Smith-Waterman Algorithm for Long Reads and Its Hardware Accelerator.....	166
<i>Yi-Lun Liao, Yu-Cheng Li, Nae-Chyun Chen, Yi-Chang Lu</i>	
FPGA-based PairHMM Forward Algorithm for DNA Variant Calling	175
<i>Davide Sampietro, Chiara Crippa, Lorenzo Di Tucci, Emanuele Del Sozzo, Marco D. Santambrogio</i>	
GPU Acceleration of Advanced k-mer Counting for Computational Genomics.....	183
<i>Huiren Li, Anand Ramachandran, and Deming Chen</i>	
A Soft Dual-Processor System with a Partially Run-Time Reconfigurable Shared 128-Bit SIMD Engine	187
<i>Jose Raul Garcia Ordaz and Dirk Koch</i>	
REMAP: Remote mEmory Manager for DisAggregated Platforms.....	195
<i>Dimitris Theodoropoulos, Andrea Reale, Dimitris Syrivelis, Maciej Bielski, Nikolaos Alachiotis, Dionisios Pnevmatikatos</i>	
Dynamic Coherent Cluster: A Scalable Sharing Set Management Approach	203
<i>Julie Dumasy, Eric Guthmullerx, and Frédéric Pétrotz</i>	
Compressive Sensing on Storage Data: An Effective Solution to Alleviate I/O Bottleneck in Data-Intensive Workloads	211
<i>Hosein Mohammadi Makrani, Hossein Sayadi, Sai Manoj, Setareh Raftirad, and Houman Homayoun</i>	

Clean the Scratch Registers:A Way to Mitigate Return-Oriented Programming Attacks	219
<i>Zelin Rong, Peidai Xie, Jingyuan Wang, Shenglin Xu, Yongjun Wang</i>	
BiSME: A Hardware Coprocessor to Perform Signature Matching at Multi-Gigabit Rates	227
<i>Subramanian Shiva Shankar, Lin PinXing, Andreas Herkersdorf, and Thomas Wild</i>	
Clarifications and Optimizations on Rounding for IEEE-compliant Floating-Point Multiplication.....	236
<i>Tuan D. Nguyen, Son Bui, and James E. Stine</i>	
Meta-implementation of Vectorized Logarithm Function in Binary Floating-point Arithmetic	244
<i>Hugues de Lassus Saint-Geniès, Nicolas Brunie, and Guillaume Revy</i>	
A Highly Accurate Energy Model for Task Execution on Heterogeneous Compute Nodes	252
<i>Achim Losch and Marco Platzner</i>	
Fast Energy Estimation Through Partial Execution of HPC Applications	260
<i>Juan Carlos Salinas-Hilburg, Marina Zapatero, Jose M. Moyaz, Jose L. Ayala</i>	
Invasive Computing for Predictability of Multiple Non-functional Properties: A Cyber-Physical System Case Study	268
<i>Ericles Sousa, Michael Witterauf, Marcel Brand, Alexandru Tanase, Frank Hannig, and Jurgen Teich</i>	
Author Index.....	277