

2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2018)

**Torino, Italy
4 – 5 October 2018**



**IEEE Catalog Number: CFP18NOC-POD
ISBN: 978-1-5386-4894-0**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

| | |
|-------------------------|-------------------|
| IEEE Catalog Number: | CFP18NOC-POD |
| ISBN (Print-On-Demand): | 978-1-5386-4894-0 |
| ISBN (Online): | 978-1-5386-4893-3 |
| ISSN: | 2474-3720 |

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

| | |
|--|-----|
| NOC-BASED SUPPORT OF HETEROGENEOUS CACHE-COHERENCE MODELS FOR ACCELERATORS | 1 |
| <i>D. Giri, P. Mantovani, L. P. Carloni</i> | |
| TOWARDS ENERGY-EFFICIENT HIGH-THROUGHPUT PHOTONIC NOCS FOR 2.5D INTEGRATED SYSTEMS: A CASE FOR AWGRS | 9 |
| <i>S. Werner, P. Fotouhi, R. Proietti, Xian Xiao, S. J. B. Yoo</i> | |
| AXNOC: LOW-POWER APPROXIMATE NETWORK-ON-CHIPS USING CRITICAL-PATH ISOLATION | 17 |
| <i>A. B. Ahmed, D. Fujiki, H. Matsutani, M. Koibuchi, H. Amano</i> | |
| A LOW-OVERHEAD MULTICAST BUFFERLESS ROUTER WITH RECONFIGURABLE BANYAN NETWORK | 25 |
| <i>Chaochao Feng, Zhuofan Liao, Zhenyu Zhao, Xiaowei He</i> | |
| ACCURATE CONGESTION CONTROL FOR RDMA TRANSFERS | 33 |
| <i>D. Giannopoulos, N. Chrysos, E. Mageiropoulos, G. Vardas, L. Tzanakis, M. Katevenis</i> | |
| A DIVERSITY SCHEME TO ENHANCE THE RELIABILITY OF WIRELESS NOC IN MULTIPATH CHANNEL ENVIRONMENT | 41 |
| <i>J. O. Sosa, O. Sentieys, C. Roland</i> | |
| BROWNIAN BUBBLE ROUTER: ENABLING DEADLOCK FREEDOM VIA GUARANTEED FORWARD PROGRESS | 49 |
| <i>M. Parasar, A. Sinha, T. Krishna</i> | |
| DAPPER: DATA AWARE APPROXIMATE NOC FOR GPGPU ARCHITECTURES | 57 |
| <i>V. Y. Raparti, S. Pasricha</i> | |
| TESTING WINOC-ENABLED MULTICORE CHIPS WITH BIST FOR WIRELESS INTERCONNECTS | 65 |
| <i>A. Vashist, A. Ganguly, M. Indovina</i> | |
| CRITICAL PACKET PRIORITISATION BY SLACK-AWARE RE-ROUTING IN ON-CHIP NETWORKS | 73 |
| <i>A. Das, S. Babu, J. Jose, S. Jose, M. Palesi</i> | |
| FREEWAYNOC: A DDR NOC WITH PIPELINE BYPASSING | 81 |
| <i>A. Ejaz, V. Papaefstathiou, I. Sourdis</i> | |
| EXPLORATION OF MEMORY AND CLUSTER MODES IN DIRECTORY-BASED MANY-CORE CMPS | 89 |
| <i>S. Charles, C. A. Patil, U. Y. Ogras, P. Mishra</i> | |
| ABETTING PLANNED OBSOLESCENCE BY AGING 3D NETWORKS-ON-CHIP | 97 |
| <i>S. Das, K. Basu, J. Rao Doppa, P. P. Pande, R. Karri, K. Chakrabarty</i> | |
| SECURING PHOTONIC NOC ARCHITECTURES FROM HARDWARE TROJANS | 105 |
| <i>S. Pasricha, S. V. R. Chittamuru, I. G. Thakkar, V. Bhat</i> | |
| ARCHITECTING A SECURE WIRELESS NETWORK-ON-CHIP | 113 |
| <i>B. Lebednik, S. Abadal, H. Kwon, T. Krishna</i> | |
| ACCURATE CHANNEL MODELS FOR REALISTIC DESIGN SPACE EXPLORATION OF FUTURE WIRELESS NOCS | 121 |
| <i>I. El Masri, H. K. Mondal, T. Le Gougec, C. Roland, P.-M. Martin, R. Allanic, C. Quendo, J.-P. Diguët</i> | |
| CHANNEL CHARACTERIZATION FOR CHIP-SCALE WIRELESS COMMUNICATIONS WITHIN COMPUTING PACKAGES | 129 |
| <i>X. Timoneda, A. Cabellos-Aparicio, D. Manassis, E. Alarcon, S. Abadal</i> | |
| SECURING NOCS AGAINST TIMING ATTACKS WITH NON-INTERFERENCE BASED ADAPTIVE ROUTING | 137 |
| <i>T. H. Boraten, A. K. Kodi</i> | |
| ON-CHIP WIRELESS CHANNEL PROPAGATION: IMPACT OF ANTENNA DIRECTIONALITY AND PLACEMENT ON CHANNEL PERFORMANCE | 145 |
| <i>S. H. Gade, S. S. Rout, S. Deb</i> | |
| EXPLOITING DARK CORES FOR PERFORMANCE OPTIMIZATION VIA PATTERNING FOR MANY-CORE CHIPS IN THE DARK SILICON ERA | 153 |
| <i>Xiaohang Wang, A. K. Singh, Shengyan Wen</i> | |
| RECONFIGURABLE NETWORK-ON-CHIP FOR 3D NEURAL NETWORK ACCELERATORS | 161 |
| <i>A. Firuzan, M. Modarressi, M. Daneshitalab, M. Reshadi</i> | |

| | |
|--|------------|
| CO-DESIGN AND ABSTRACTION OF A NETWORK-ON-CHIP USING DETERMINISTIC NETWORK CALCULUS | 169 |
| <i>B. D. De Dinechin</i> | |
| APPROXIMATE NETWORKS ON CHIP | 170 |
| <i>Eun J. Kim</i> | |
| CHALLENGES AND OPPORTUNITIES FOR EDGE CLOUD ARCHITECTURES | 171 |
| <i>F. Guim</i> | |
| APPROXIMATE ARITHMETIC CIRCUITS AND THEIR APPLICATIONS | 172 |
| <i>Jie Han</i> | |
| Author Index | |