

# **2018 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES 2018)**

**Torino, Italy  
30 September – 5 October 2018**



**IEEE Catalog Number: CFP18CCS-POD  
ISBN: 978-1-5386-5565-8**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18CCS-POD
ISBN (Print-On-Demand):	978-1-5386-5565-8
ISBN (Online):	978-1-5386-5564-1
ISSN:	2381-1560

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

2018 International Conference on Compilers, Architecture and Synthesis for Embedded  
Systems (CASES)

**TABLE OF CONTENTS**

**CA1A.1** - Minimally Biased Multipliers for Approximate Integer and Floating-Point Multiplication.....N/A  
*Hassaan Saadat, Haseeb Bokhari, Sri Parameswaran*

**CA1A.2** - Hi-DMM: High-Performance Dynamic Memory Management in High-Level Synthesis.....N/A  
*Tingyuan Liang, Jieru Zhao, Liang Feng, Sharad Sinha, Wei Zhang*

**CA1A.3** - SlackHammer: Logic Synthesis for Graceful Errors Under Frequency Scaling.....N/A  
*Tanfer Alan, Joerg Henkel*

**CA2A.1** - GNA: Reconfigurable and Efficient Architecture for Generative Network Acceleration.....N/A  
*Jiale Yan, Shouyi Yin, Fengbin Tu, Leibo Liu, Shaojun Wei*

**CA2A.2** - Auto-Tuning CNNs for Coarse-Grained Reconfigurable Array-based Accelerators.....N/A  
*Inpyo Bae, Barend Harris, Hyemi Min, Bernhard Egger*

**CA2A.3** - Heterogeneous FPGA-based Cost-Optimal Design for Timing-Constrained CNNs.....N/A  
*Weiwen Jiang, Edwin H.-M. Sha, Qingfeng Zhuge, Lei Yang, Xianzhang Chen, Jingtong Hu*

**CA4A.1** - Predictability and Performance Aware Replacement Policy PVISAM for Unified Shared Caches in  
Real-time Multicores.....N/A  
*Mohammad Shihabul Haque, Arvind Easwaran*

**CA4A.2** - A Failure Recovery Protocol for Software-Defined Real-Time Networks.....N/A  
*Tao Qian, Frank Mueller*

**CA4A.3** - Analyzing Data Cache Related Preemption Delay with Multiple Preemptions.....N/A  
*Wei Zhang, Nan Guan, Lei Ju, Weichen Liu*

**CA5A.1** - DeepTrain: A Programmable Embedded Platform for Training Deep Neural Networks.....N/A  
*Duckhwan Kim, Taesik Na, Sudhakar Yalamanchili, Saibal Mukhopadhyay*

**CA5A.2** - Approximate Computing for Long Short Term Memory (LSTM) Neural Networks.....N/A  
*Sanchari Sen, Anand Raghunathan*

**CA5A.3** - Gradient Descent using Stochastic Circuits for Efficient Training of Learning Machines.....N/A  
*Siting Liu, Honglan Jiang, Leibo Liu, Jie Han*

**CA6A.1** - Extending Flash Lifetime in Embedded Processors by Expanding Analog Choice.....N/A  
*Georgios Mappouras, Alireza Vahid, Robert Calderbank, Daniel J Sorin*

**CA6A.2** - McDRAM: Low Latency and Energy-Efficient Matrix Computations in DRAM.....N/A  
*Hyunsung Shin, Dongyoung Kim, Eunhyeok Park, Sungho Park, Yongsik Park, Sungjoo Yoo*

2018 International Conference on Compilers, Architecture and Synthesis for Embedded  
Systems (CASES)

**TABLE OF CONTENTS**

- CA6A.3** - Work-in-Progress: Maximizing I/O throughput and Minimizing Performance Variation via Reinforcement Learning based I/O Merging for SSDs.....1  
*Wu Chao, Cheng Ji, Qiao Li, Chenchen Fu, Chun Jason Xue, Chenchen Fu*
- CA6A.4** - Work-in-Progress: Persistence Improvement for Distributed Cache with NVM Based Storage System...3  
*Junlong Wang, Wei Jiang, Jinyu Zhan, Jinhuan Yu, Haibo Hu, Liugen Xu*
- CA6A.5** - Work-in-Progress: Multiple Alignment of Packet Sequences for Efficient Communication in a Many-Core Neuromorphic System.....6  
*Gianvito Urgese, Luca Peres, Francesco Barchi, Enrico Macii, Andrea Acquaviva*
- CA6A.6** - Work-in-Progress: Impact of Graph Partitioning on SNN Placement for a Multi-Core Neuromorphic Architecture.....8  
*Francesco Barchi, Gianvito Urgese, Enrico Macii, Andrea Acquaviva*
- CA6A.7** - Work-in-Progress: A Partitioning Strategy for Exploring Error-Resilience in Circuits.....10  
*Ilaria Scarabottolo, Giovanni Ansaloni, Laura Pozzi*
- CA7A.1** - Frequency Scaling as a Security Threat on Multicore Systems.....N/A  
*Philipp Miedl, Xiaoxi He, Matthias Meyer, Davide Basilio Bartolini, Lothar Thiele*
- CA7A.2** - GARUDA: Designing Energy-Efficient Hardware Monitors from High-Level Policies for Secure Information Flow.....N/A  
*Seaghan Sefton, Taiman Siddiqui, Nathaniel St. Amour, Gordon Stewart, Avinash Kodi*
- CA7A.3** - Work in Progress: An Confidentiality and Integrity Scheme for the Distributed Shared Memory of Embedded Multi-core System.....12  
*Pengfei Yang, Quan Wang, Xiaokun Huang, Xin Mi*
- CA7A.4** - Work-in-Progress: GeMS: A Generator for Modulo Scheduling Problems.....14  
*Julian Oppermann, Sebastian Vollbrecht, Melanie Reuter-Oppermann, Oliver Sinnen, Andreas Koch*
- CA7A.5** - Work in Progress: Communication-Aware Scheduling of Data-Parallel Tasks.....17  
*Kana Shimada, Ittetsu Taniguchi, Hiroyuki Tomiyama*
- CA7A.6** - Work in Progress: Performance Modeling for Data Distribution in Heterogeneous Computing Systems.....19  
*Vanishree K, Madhura Purnaprajna*
- CA7A.7** - Work in Progress: EPerf: Energy-Efficient Execution of User-Interactive Event-Driven Applications.....22  
*Gaurav Chadha*

2018 International Conference on Compilers, Architecture and Synthesis for Embedded  
Systems (CASES)

**TABLE OF CONTENTS**

**CA8A.1** - Co-Scheduling on Fused CPU-GPU Architectures with Shared Last Level Caches.....N/A  
*Marvin Damschen, Frank Mueller, Joerg Henkel*

**CA8A.2** - Scratch That (But Cache This): A Hybrid Register Cache / Scratchpad for GPUs.....N/A  
*Jonathan Bailey, John Kloosterman, Scott Mahlke*

**CA8A.3** - Work-in-Progress: Writing-Aware Data Variable Allocation on Hybrid SRAM+NVM SPM.....25  
*Yixin Li, Jinyu Zhan, Wei Jiang, Ying Li*

**CA8A.4** - Work-in-Progress: DRAM Cache Access Optimization leveraging Line Locking in Tag Cache.....27  
*Shivani Tripathy, Debiprasanna Sahoo, Manoranjan Satpathy*

**CA8A.6** - Work-in-Progress: Exploiting SIMD Capability in an ARMv7-to-ARMv8 Dynamic Binary Translator.....30  
*Sheng-Yu Fu, Chih-Min Lin, Ding-Yong Hong, Yu-Ping Liu, Jan-Jan Wu, Wei-Chung Hsu*

**CA9A.4** - PAPER TITLE - Special Session: Advances and Throwbacks in Hardware-Assisted Security.....33  
*Ahmad-Reza Sadeghi, Ferdinand Brasser, Lucas Davi, Abhijit Dhavle, Tommaso Frassetto, Sai Manoj  
Pudukotai Dinakarrao, Setareh Rafatirad, Ahmad-Reza Sadeghi, Avesta Sasan, Hossein Sayadi, Shaza Zeitouni,  
Houman Homayoun*