

2018 11th International Workshop on Network on Chip Architectures (NoCArc 2018)

**Fukuoka, Japan
20 October 2018**



**IEEE Catalog Number: CFP1821I-POD
ISBN: 978-1-5386-8553-2**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1821I-POD
ISBN (Print-On-Demand):	978-1-5386-8553-2
ISBN (Online):	978-1-5386-8552-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Message from the Chairs Masoumeh (Azin) Ebrahimi, Kun-Chih (Jimmy) Chen, and Midia Reshadi <i>KTH Royal Institute of Technology, Sweden; National Sun Yat-sen University, Taiwan; Science and research branch of Islamic Azad University, Iran</i>	iii
Organizing Committee	iv
Technical Program Committee	v
Steering Committee	vi
Keynote talk 1: Value-Based Deep Learning Hardware Acceleration Andreas Moshovos <i>University of Toronto</i>	1
A Configurable RISC-V for NoC-Based MPSoCs: A Framework for Hardware Emulation Mostafa Khamis, Sameh El-Ashry, Ahmed Shalaby, Mohamed Abdelsalam, and Watheq El-Kharashi <i>Ain Shams University, Mentor Graphics, Benha University</i>	3
Co-Design of Energy and Resource Efficient Contention-free Network-on-Chip for Real-Time Embedded Systems Stanislaw Deniziak and Robert Tomaszewski <i>Kielce University of Technology</i>	9
Hierarchical and Dependency-Aware Task Mapping for NoC-based Systems Chun-Hsian Huang, Ching-Yen Chen, and Hung-Yu Huang <i>National Taitung University</i>	15
LRTM: Life-time and Reliability-aware Task Mapping Approach for Heterogeneous Multi-core Systems Alireza Namazi, Meisam Abdollahi, Siamak Mohammadi, Saeed Safari, and Masoud Daneshtalab <i>University of Tehran, Malardalen University</i>	21
NN-Noxim: High-Level Cycle-Accurate NoC-based Neural Networks Simulator Kun-Chih (Jimmy) Chen and Ting-Yi Wang <i>National Sun Yat-Sen University</i>	27
Keynote talk 2: 3D Core-based SoC Testing for Low Power and TSV Count Minimization Shih-Hsu Huang <i>Chung Yuan Christian University</i>	33
Invited talk 1: A General, Fault-tolerant, Adaptive, Deadlock-free Routing Protocol for Network-on-chip Pieter K. Stroobandt, Sergi Abadal, Wouter Tavernier, Eduard Alarcón, Didier Colle, and Mario Pickavet <i>Ghent University, Universitat Politècnica de Catalunya</i>	35

Efficient Router Bypass via Hybrid Flow Control Iván Pérez, Enrique Vallejo, and Ramón Beivide <i>University of Cantabria</i>	41
<i>Invited talk 2: Fault Adaptive Routing in Metasurface Network Controllers</i> Taqwa Saeed, Constantinos Skitsas, Dimitrios Kouzapas, Marios Lestas, Vassos Soteriou, Anna Philippou, Sergi Abadal, Christos Liaskos, Loukas Petrou, Julius Georgiou, and Andreas Pitsillides <i>Frederick University Cyprus, University Cyprus, Cyprus University of Technology, Universitat Politècnica de Catalunya, Foundation of Research and Technology Hellas</i>	47
3D MAX: A Maximally Adaptive Routing Method for VC-less 3D Mesh-based Networks-on-Chip Poona Bahrebar and Dirk Stroobandt <i>Ghent University</i>	53
Author Index	59