

# **2018 24th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2018)**

**Vienna, Austria  
13 – 16 May 2018**



**IEEE Catalog Number: CFP18012-POD  
ISBN: 978-1-5386-5884-0**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18012-POD
ISBN (Print-On-Demand):	978-1-5386-5884-0
ISBN (Online):	978-1-5386-5883-3
ISSN:	1522-8681

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2018 24th IEEE International Symposium on Asynchronous Circuits and Systems ASYNC 2018

## Table of Contents

Message from the ASYNC 2018 Chairs .....	viii
Symposium Organization .....	x
Program Committee .....	xi
Secondary Reviewers .....	xii
Sponsors .....	xiii
Keynotes .....	xiv
Bridging Talk .....	xvii

### Paper Session 1: Building Blocks of Asynchronous Circuits

Novel Delay Elements for Bundled-Data Transfer Circuits Based on Two-Phase Handshaking Protocols .....	1
<i>Masashi Imai (Hirotsuki University), Shinichiro Akasaka (Hirotsuki University), and Tomohiro Yoneda (National Institute of Informatics)</i>	
State Encoding of Asynchronous Controllers Using Pseudo-Boolean Optimization .....	9
<i>Alberto Moreno (Universitat Politècnica de Catalunya) and Jordi Cortadella (Universitat Politècnica de Catalunya)</i>	
Partially Systematic Constant-Weight Codes for Delay-Insensitive Communication .....	17
<i>Florian Huemer (Institute for Computer Engineering) and Andreas Steinger (Institute for Computer Engineering)</i>	

### Industrial Session 1: Design Flow

Challenges in Building an Open-Source Flow from RTL to Bundled-Data Design .....	26
<i>Yang Zhang (University of Southern California), Huimei Cheng (University of Southern California), Dake Chen (University of Southern California), Huayu Fu (University of Southern California), Shikhanshu Agarwal (Qualcomm Technologies), Mark Lin (Qualcomm Technologies), and Beerel Peter (University of Southern California)</i>	
A Design Flow for Shaping Electromagnetic Emissions in Micropipeline Circuits .....	28
<i>Sophie Germain (STMicroelectronics and Univ. Grenoble Alpes), Sylvain Engels (STMicroelectronics and Univ. Grenoble Alpes), and Laurent Fesquet (Univ. Grenoble Alpes)</i>	

Design and Verification of Speed-Independent Circuits with Arbitration in Workcraft .....	30
<i>Danil Sokolov (Newcastle University), Victor Khomenko (Newcastle University), Alex Yakovlev (Newcastle University), and David Lloyd (Dialog Semiconductor)</i>	

## Industrial & Fresh Idea Paper Session 2: New Applications

Loihi Asynchronous Neuromorphic Research Chip .....	32
<i>Andrew Lines (Intel), Prasad Joshi (Intel), Ruokun Liu (Intel), Steve McCoy (Intel), Jonathan Tse (Intel), Yi-Hsin Weng (Intel), and Mike Davies (Intel)</i>	
An Asynchronous Convolutional Neural Network Implementation for IoT Applications .....	N/A
Asynchronous Network Traversal for Computational Drug Discovery .....	N/A

## Paper Session 3: Formal Methods for Design and Verification

Model-Checking Synthesizable SystemVerilog Descriptions of Asynchronous Circuits .....	34
<i>Aymane Bouzafour (Tiempo), Marc Renaudin (Tiempo), Hubert Garavel (Univ. Grenoble Alpes), Radu Mateescu (Univ. Grenoble Alpes), and Wendelin Serwe (Univ. Grenoble Alpes)</i>	
Formal Verification of Mixed Synchronous Asynchronous Systems Using Industrial Tools .....	43
<i>Ghaith Tarawneh (Newcastle University) and Andrey Mokhov (Newcastle University)</i>	
Data-Loop-Free Self-Timed Circuit Verification .....	51
<i>Cuong Chau (The University of Texas at Austin), Warren Hunt Jr. (The University of Texas at Austin), Matt Kaufmann (The University of Texas at Austin), Marly Roncken (Portland State University), and Ivan Sutherland (Portland State University)</i>	

## Paper Session 4: Metastability and Synchronization

Explaining Metastability in Real Synchronizers .....	59
<i>Justin Reiher (University of British Columbia), Mark R. Greenstreet (University of British Columbia), and Ian W. Jones (Oracle)</i>	
Fast All-Digital Clock Frequency Adaptation Circuit for Voltage Droop Tolerance .....	68
<i>Matthias Fuegger (CNRS &amp; LSV), Attila Kinali (Max Planck Institute for Informatics), Christoph Lenzen (Max Planck Institute for Informatics), and Ben Wiederhake (Max Planck Institute for Informatics)</i>	

## Paper Session 5: New Application Horizons

A Serial H-Tree Router for Two-Dimensional Arrays .....	78
<i>Sam Fok (Stanford University) and Kwabena Boahen (Stanford University)</i>	

A High Speed Asynchronous Multi Input Pipeline for Compaction and Transfer of Parallel SIMD Data .....	86
<i>Christoph Hoppe (Fraunhofer Institute for Integrated Circuits IIS), Jens Döge (Fraunhofer Institute for Integrated Circuits IIS), Peter Reichel (Fraunhofer Institute for Integrated Circuits IIS), Patrick Russell (Fraunhofer Institute for Integrated Circuits IIS), Andreas Reichel (Fraunhofer Institute for Integrated Circuits IIS), and Peter Schneider (Fraunhofer Institute for Integrated Circuits IIS)</i>	
A Clock-Less Ultra-Low Power Bit-Serial LVDS Link for Address-Event Multi-chip Systems .....	93
<i>Ning Qiao (Institute of Neuroinformatics) and Giacomo Indiveri (Institute of Neuroinformatics)</i>	

## Poster and Demo Session 6

Improving Transistor Sizing for Asynchronous Circuits .....	N/A
Blade-OC Bundled-Data Resilient Template .....	N/A
Optimizing Hold-Induced Yield for Latch-Based Bundled-Data Design .....	N/A
Development Flow of On-Line Software Test Libraries for Asynchronous Processor Cores .....	N/A
An Asynchronous Design for Radix-2 Decimation-in-Time FFT Module .....	N/A
Asynchronous RSA Circuit with Click .....	N/A

## Paper Session 7: Chip Design, Analysis and Verification

Loadable Kessels Counter .....	102
<i>Oyinkuro Benafa (Newcastle University), Danil Sokolov (Newcastle University), and Alex Yakovlev (Newcastle University)</i>	
Static Timing Analysis of Asynchronous Bundled-Data Circuits .....	110
<i>Grégoire Gimenez (TIMA laboratory), Abdelkarim Cherkaoui (TIMA laboratory), Guillaume Cogniard (Dolphin Integration), and Laurent Fesquet (TIMA laboratory)</i>	

## Industrial & Fresh Idea Paper Session 8: Open Questions

Case Study of Process Variation-Based Domain Partitioning of GPGPUs .....	119
<i>Shomit Das (Advanced Micro Devices), Michael LeBeane (Advanced Micro Devices), Bradford Beckmann (Advanced Micro Devices), and Greg Sadowski (Advanced Micro Devices)</i>	
From Click Based Asynchronous Design to Xilinx FPGA .....	N/A
RH-Blade: A Radiation Hardened Asynchronous Bundled-Data Design .....	N/A

<b>Author Index</b> .....	<b>121</b>
---------------------------	------------