# **2019 IEEE 30th International Conference on Application-Specific Systems, Architectures and Processors** (ASAP 2019)

New York, New York, USA 15 – 17 July 2019



**IEEE Catalog Number: ISBN**:

**CFP19063-POD** 978-1-7281-1602-0

## Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP19063-POD

 ISBN (Print-On-Demand):
 978-1-7281-1602-0

 ISBN (Online):
 978-1-7281-1601-3

ISSN: 2160-0511

#### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



## 2019 IEEE 30th International Conference on Application-Specific Systems, Architectures and Processors (ASAP)

### **ASAP 2019**

#### **Table of Contents**

Message from the General and Program Chairs xiii Organizing Committee xy Technical Program Committee xvi Steering Committee xviii Sponsors xix	
Applications: Machine Learning I	
F-E3D: FPGA-based Acceleration of an Efficient 3D Convolutional Neural Network for Human Actic Recognition 1.  Hongxiang Fan (Imperial College London), Cheng Luo (Fudan University), Chenglong Zeng (Tianjin University), Martin Ferianc (Imperial College London), Zhiqiang Que (Imperial College London), Shuanglong Liu (Imperial College London), Xinyu Niu (Corerain Technologies Ltd.), and Wayne Luk (Imperial College London)	on 
LP-BNN: Ultra-low-Latency BNN Inference with Layer Parallelism 9.  Tong Geng (Boston University, USA; Pacific Northwest National Laboratory, USA), Tianqi Wang (Boston University, USA), Chunshu Wu (Boston University, USA), Chen Yang (Boston University, USA), Shuaiwen Leon Song (Pacific Northwest National Laboratory, USA), Ang Li (Pacific Northwest National Laboratory, USA), and Martin Herbordt (Boston University, USA)	

#### **Applications: Machine Learning II**

Photonic Processor for Fully Discretized Neural Networks .25
Lighting Session for Posters
Transparent Heterogeneous Cloud Acceleration 33.  Jessica Vandebon (Imperial College London, United Kingdom), José G. F.  Coutinho (Imperial College London, United Kingdom), Wayne Luk (Imperial College London, United Kingdom), and Thomas Chau (Intel Corporation, United Kingdom)
CRbS:A Code Reordering Based Speeding-up Method of Irregular Loops on CMP .34
Impact of Structural Faults on Neural Network Performance .35
Energy-Efficient Near-Sensor Convolution using Pulsed Unary Processing .36.  M. Hassan Najafi (University of Louisiana at Lafayette, USA), S. Rasoul Faraji (University of Minnesota, USA), Kia Bazargan (University of Minnesota, USA), and David Lilja (University of Minnesota, USA)
An Efficient Application Specific Instruction Set Processor (ASIP) for Tensor Computation 3.7
MITRACA: Manycore Interlinked Torus Reconfigurable Accelerator Architecture .38.  Riadh Ben Abdelhamid (University of Tsukuba, Japan), Yoshiki Yamaguchi (University of Tsukuba, Japan), and Taisuke Boku (University of Tsukuba, Japan)
DeltaNet: Differential Binary Neural Network 39  Yuka Oba (Hokkaido University), Kota Ando (Hokkaido University),  Tetsuya Asai (Hokkaido University), Masato Motomura (Tokyo Institute of Technology), and Shinya Takamaeda-Yamazaki (Hokkaido University/JST PRESTO)
Using Residue Number Systems to Accelerate Deterministic Bit-stream Multiplication 40.  Kamyar Givaki (University of Tehran, Iran), Reza Hojabr (University of Tehran, Iran), M. Hassan Najafi (University of Louisiana at Lafayette, USA), Ahmad Khonsari (University of Tehran and Institute for Research in Fundamental Sciences (IPM), Iran), M. Hossein Gholamrezayi (Shahid Beheshti University, Iran), Saeid Gorgin (Iranian Research Organization for Science and Technology (IROST), Iran), and Dara Rahmati (Shahid Beheshti University, Iran)

Precision Adaptation for Fast and Accurate Polynomial Evaluation Generation 41. Nicolas Brunie (KALRAY), Christoph Lauter (Department of Computer Science & Engineering, UAA College of Engineering, University of Alaska Anchorage, USA), and Guillaume Revy (University of Perpignan Via Domitia, DALI Team, Perpignan, France) **Architecture and Synthesis** Maestro: A Memory-on-Logic Architecture for Coordinated Parallel Use of Many Systolic Arrays .42..... H. T. Kung (Harvard University), Bradley McDanel (Harvard University), Sai Qian Zhang (Harvard University), Xin Dong (Harvard University), and Chih Chiang Chen (MediaTek) Sparstition: A Partitioning Scheme for Large-Scale Sparse Matrix Vector Multiplication on FPGA 51..... Björn Sigurbergsson (TU Delft), Tom Hogervorst (TU Delft), Tong Dong Oiu (Big Data Accelerate B.V.), and Razvan Nane (Big Data Accelerate B.V.) End-to-end Dynamic Stream Processing on Maxeler HLS Platforms 59. Charalampos Kritikakis (The University of Manchester) and Dirk Koch (The University of Manchester) Sparse Matrix to Matrix Multiplication: A Representation and Architecture for Acceleration .67..... Sharad Malik (Princeton University) and Pareesa Ameneh Golnari (Google HelmGemm: Managing GPUs and FPGAs for Transprecision GEMM Workloads in Containerized Environments ... Dionysios Diamantopoulos (IBM Research - Zurich) and Christoph Hagleitner (IBM Research - Zurich) **Applications: Machine Learning, Robotics, and Simulation I** Error Analysis of the Square Root Operation for the Purpose of Precision Tuning: A Case Study on Oumaima Matoussi (CEA, LETI, Univ. Grenoble Alpes, France), Yves Durand (CEA, LETI, Univ. Grenoble Alpes, France), Olivier Sentieys (Inria, Univ. Rennes, France), and Anca Molnos (CEA, LETI, Univ. Grenoble Alpes, France) FPGA Architectures for Real-time Dense SLAM .83. Quentin Gautier (University of California, San Diego, USA), Alric Althoff (University of California, San Diego, USA), and Ryan Kastner (University of California, San Diego, USA) Customisable Control Policy Learning for Robotics 9.1. Ce Guo (Imperial College London, UK), Wayne Luk (Imperial College London, UK), Stanley Qing Shui Loh (Imperial College London, UK), Alexander Warren (Intel Corporation, UK), and Joshua Levine (Intel Corporation, UK)

Resilient Neural Network Training for Accelerators with Computing Errors .99. Dawen Xu (Hefei University of Technology and Institute of Computing Technology, Chinese Academy of Sciences), Kouzi Xing (Heifei University of Technology), Cheng Liu (Institute of Computing Technology, Chinese Academy of Sciences), Ying Wang (Institute of Computing Technology, Chinese Academy of Sciences), Yulin Dai (Heifei University of Technology), Long Cheng (University College Dublin), Huawei Li (Institute of Computing Technology, Chinese Academy of Sciences), and Lei Zhang (Institute of Computing Technology, Chinese Academy of Sciences) VLIW Based Runtime Reconfigurable Machine Vision Coprocessor Architecture for Edge Computing .103..... Dilshan Kumarathunga (University of Moratuwa, Sri Lanka), Omega Gamage (University of Moratuwa, Sri Lanka), Asitha Samarasinghe (University of Moratuwa, Sri Lanka), Nipuna Saranga (University of Moratuwa, Sri Lanka), Ranga Rodrigo (University of Moratuwa, Sri Lanka), and Ajith Pasqual (University of Moratuwa, Sri Lanka) **Hardware Acceleration** PAI-FCNN: FPGA Based Inference System for Complex CNN Models .107. Lixue Xia (Alibaba Group), Lansong Diao (Alibaba Group), Zhao Jiang (Alibaba Group), Hao Liang (Alibaba Group), Kai Chen (Alibaba Group), Li Ding (Alibaba Group), Shunli Dou (Alibaba Group), Zibin Su (Alibaba Group), Meng Sun (Alibaba Group), Jiansong Zhang (Alibaba Group), and Wei Lin (Alibaba Group) Applications: Image Processing, Networking, and Floating Point Arithmetic I Event-Based Re-configurable Hierarchical Processors for Smart Image Sensors .1.15.... Pankaj Bhowmik (University of Florida), MD Jubaer Hossain Pantho (University of Florida), and Christophe Bobda (University of Florida) OpenVX Graph Optimization for Visual Processor Units 123..... Madushan Abeysinghe (University of South Carolina), Jesse Villarreal (Texas Instruments), Lucas Weaver (Texas Instruments), and Jason Bakos (University of South Carolina) Application Specific Architecture for Hardware Accelerating HOG-SVM to Achieve High Throughput on HD Frames 131. Piyumal Ranawaka (University of Moratuwa, Sri Lanka), Mongkol Ekpanyapong (Asian Institute of Technology, Thailand), Adriano Tavares (University of Minho, Portugal), Jorge Cabral (University of Minho, Portugal), Krit Athikulwongse (National Electronics and Computer Technology Center (NECTEC), Thailand), and Vitor Silva (University of

Minho, Portugal)

### **Lighting Session for Posters**

A Quantitative Approach for Refactoring NFV-based Mobile Core Networks .135
Fooling AI with AI: An Accelerator for Adversarial Attacks on Deep Learning Visual Classification 136  Haoqiang Guo (Louisiana State University), Lu Peng (Louisiana State University), Jian Zhang (Louisiana State University), Fang Qi (Louisiana State University), and Lide Duan (Alibaba Group)
A Virtual Image Accelerator for Graph Cuts Inference on FPGA .137.  Tianqi Gao (Department of Electrical and Computer Engineering University of Illinois at Urbana Champaign) and Rob A. Rutenbar (Department of Computer Science and Department of Electrical and Computer Engineering University of Pittsburgh)
Implications for Hardware Acceleration of Malware Detection 138.  Byeong Kil Lee (University of Colorado at Colorado Springs) and Jordan Pattee (University of Colorado at Colorado Springs)
POSTER: GPUs Pipeline Latency Analysis .139.  Yehia Arafa (New Mexico State University), Abdel-Hameed A. Badawy (New Mexico State University), Gopinath Chennupati (Los Alamos National Laboratory), Nandakishore Santhi (Los Alamos National Laboratory), and Stephan Eidenbenz (Los Alamos National Laboratory)
Context-Aware Number Generator for Deterministic Bit-stream Computing .140
Smart Rabbit – A Wearable Device As An Intelligent Pacer for Marathon Runners .141.  Wenpei Zheng (Yuan Ze University), Sheng-Yang Chiu (Yuan Ze University), Jui-Chien Hsieh (Yuan Ze University), and Chaochang Chiu (Yuan Ze University)
In Memory Computing
Real Processing-in-Memory with Memristive Memory Processing Unit (mMPU) .142
PPAC: A Versatile In-Memory Accelerator for Matrix-Vector-Product-Like Operations .149
Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design .157.  Feng Wang (Center for Energy-efficient Computing and Applications, Peking University, Beijing, China), Guojie Luo (Center for Energy-efficient Computing and Applications, Peking University, Beijing, China), Guangyu Sun (Center for Energy-efficient Computing and Applications, Peking University, Beijing, China), Jiaxi Zhang (Center for Energy-efficient Computing and Applications, Peking University, Beijing, China), Peng Huang (Institute of Microelectronics, Peking University, Beijing, China), and Jinfeng Kang

### **Applications: Machine Learning, Robotics, and Simulation II**

An Overlay Architecture for Pattern Matching .165
Towards Real Time Radiotherapy Simulation .173
Accelerating AP3M-Based Computational Astrophysics Simulations with Reconfigurable Clusters 181  Tianqi Wang (University of Science and Technology of China), Tong Geng (Boston University), Xi Jin (University of Science and Technology of China), and Martin Herbordt (Boston University)
A Programmable Architecture for Robot Motion Planning Acceleration .185.  Sean Murray (Duke University), Will Floyd-Jones (Duke University),  George Konidaris (Brown University), and Daniel J. Sorin (Duke  University)
Emerging Technologies
Leveraging Energy Cycle Regularity to Predict Adaptive Mode for Non-volatile Processors .189
An Adaptive Memory Management Strategy Towards Energy Efficient Machine Inference in Event-Driven Neuromorphic Accelerators .197
Improving Emulation of Quantum Algorithms using Space-Efficient Hardware Architectures .206
Combining Clock and Voltage Noise Countermeasures Against Power Side-Channel Analysis 2.14

## **Applications: Image Processing, Networking, and Floating Point Arithmetic II**

Investigating the Feasibility of FPGA-based Network Switches .218..... Jiuxi Meng (Imperial College London), Nadeen Gebara (Imperial College London), Ho-Cheung Ng (Imperial College London), Paolo Costa (Microsoft Research), and Wayne Luk (Imperial College London) A Well-Equipped Implementation: Normal/Denormalized Half/Single/Double Precision IEEE 754 Floating-Point Adder/Subtracter 227. Brett Mathis (Oklahoma State University) and James Stine (Oklahoma State University) SMPTE ST 2110 Compliant Scalable Architecture on FPGA for end to end Uncompressed Professional Video Transport Over IP Networks .235. Nisal Ranasinghe (University of Moratuwa, Sri Lanka), Ravindu Bangamuarachchi (University of Moratuwa, Sri Lanka), Jayath Seneviratne (University of Moratuwa, Sri Lanka), Achini Jayawardane (University of Moratuwa, Sri Lanka), Ajith Pasqual (University of Moratuwa, Sri Lanka), and R. M. A. U. Senarath (Paragum Technologies, Sri Lanka) Hardware Acceleration II Understanding Performance Gains of Accelerator-Rich Architectures .239. Zhenman Fang (Simon Fraser University), Farnoosh Javadi (UCLA), Jason Cong (UCLA), and Glenn Reinman (UCLA) **Design Methodologies I** Base64 Encoding on Heterogeneous Computing Platforms .247. Zheming Jin (Argonne National Lab) and Hal Finkel (Argonne National Lab) Statistical Performance Prediction for Multicore Applications Based on Scalability Characteristics .255...... Oliver Jakob Arndt (Leibniz University Hannover, Institute of Microelectronic Systems), Matthias Lüders (Leibniz University Hannover, Institute of Microelectronic Systems), and Holger Blume (Leibniz University Hannover, Institute of Microelectronic Systems) **Design Methodologies II** Molecular Dynamics Range-Limited Force Evaluation Optimized for FPGAs .263..... Chen Yang (Boston University), Tong Geng (Boston University), Tiangi Wang (University of Science and Technology of China), Charles Lin (Silicon Therapeutics), Jiayi Sheng (Falcon Computing Solutions,

Inc.), Vipin Sachdeva (Silicon Therapeutics), Woody Sherman (Silicon

Therapeutics), and Martin Herbordt (Boston University)

Refine and Recycle: A Method to Increase Decompression Parallelism 272.  Jian Fang (Delft University of Technology), Jianyu Chen (Delft University of Technology), Jinho Lee (IBM Austin), Zaid Al-Ars (Delft University of Technology), and H.Peter Hofstee (IBM Austin & TU Delft)
Efficient Architectures and Implementation of Arithmetic Functions Approximation Based Stochastic Computing 281.
Tieu-Khanh Luong (University College Cork, Ireland), Van-Tinh Nguyen
(Nara Institute of Science and Technology, Japan), Anh-Thai Nguyen (Le
Quy Don Technical University, Vietnam), and Emanuel Popovici
(University College Cork, Ireland)
Bank-selective Strategy for Gate-based Ternary Content-addressable Memory on FPGAs .288
Muhammad Irfan (City University of Hong Kong, Hong Kong), Ray C. C.
Cheung (City University of Hong Kong, Hong Kong), and Zahid Ullah
(CECOS University of IT and Emerging Sciences, Pakistan)
Author Index 293