

**2019 IEEE Nordic Circuits
and Systems Conference
(NORCAS 2019): NORCHIP
and International Symposium
of System-on-Chip (SoC 2019)**

**Helsinki, Finland
29 – 30 October 2019**



**IEEE Catalog Number: CFP19828-POD
ISBN: 978-1-7281-2770-5**

**Copyright © 2019 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP19828-POD
ISBN (Print-On-Demand):	978-1-7281-2770-5
ISBN (Online):	978-1-7281-2769-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

IEEE Nordic Circuits and Systems Conference (NorCAS) 2019

October 28-30, 2019

Scandic Grand Marina, Helsinki

Conference Program

Monday October 28

1:00pm – 2:30pm Tutorial lectures (Orazio Aiello) – room Lars

2:30pm – 3:00pm Coffee break

3:00pm – 5:00pm Tutorial lectures (Orazio Aiello) – room Lars

Tuesday October 29

9:00 Opening (Jari Nurmi)

9:15 **Keynote 1 – room Nordia**

Chair: Jari Nurmi, Tampere University

Prof. Andreas Herkersdorf, TU Munich, DE: Tackling the MPSoC Data Locality Challenge with Regional Coherence and Near Memory Acceleration

10:00 **Plenary 1 – room Nordia**

Chair: Dag T. Wisland, UiO

10:00 Self-Calibrated Delay-Based LSB Extraction for Resolution Improvement in SAR ADCs.....1
Ayca Akkaya, Firat Celik, Yusuf Leblebici, *EPFL, Switzerland*

10:20 A Real-Time Fast Ethernet Transceiver achieving Sub-ns Time Synchronization.....8
Simon Buhr, Martin Kreißig, Frank Ellinger, *Technische Universität Dresden, Germany*

10:40 IEEE 802.11ad SC-PHY Layer Simulator: Performance in Real-world 60 GHz Indoor Channels.....15
Jiri Blumenstein¹, Jiri Milos¹, Ladislav Polak¹, Christoph Mecklenbrauker²
¹Brno University of Technology, Czech Republic; ²TU Wien, Austria

11:00 Coffee break

11:30 **MMIC – room Nordia**

Chair: Ted Johansson, Linköping University

11:30 Optimizing Inductorless Static CML Frequency Dividers up to 23GHz Output Using 45nm CMOS PD-SOI.....19
Mikko Hietanen, Janne Aikio, Alok Sethi, Rehman Akbar, Timo Rahkonen, Aarno Pärssinen
University of Oulu, Finland

11:50 Ka-Band Stacked Power Amplifier on 22 nm CMOS FDSOI Technology Utilizing Back-Gate Bias for Linearity Improvement.....23
Jere Rusanen, Mikko Hietanen, Alok Sethi, Timo Rahkonen, Aarno Pärssinen, Janne P. Aikio
University of Oulu, Finland

	12:10 Designing at Millimeter-Wave: Lessons from a Triple Coil Variable Transformer.....	27
	Alok Sethi, Rehman Akbar, Janne P. Aikio, Rana A. Shaheen, Aarno Pärssinen, Timo Rahkonen <i>University of Oulu, Finland</i>	
11:30	Machine Learning Implementations – room Compass	
	Chair: Juha Röning, University of Oulu	
	11:30 A Hardware Inference Accelerator for Temporal Convolutional Networks.....	31
	Rashid Ali ¹ , Maen Mallah ¹ , Martin Leyh ¹ , Philipp Holzinger ² , Marco Breiling ¹ , Marc Reichenbach ² ¹ <i>Fraunhofer IIS, Germany</i> ; ² <i>Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany</i>	
	11:50 Dual-Stage Phase Unwrapping.....	38
	Bardia Barabadi ¹ , Matthew Gara ² , Ali Jooya ² , Amirali Baniasadi ¹ , Nikitas Dimopoulos ¹ ¹ <i>University of Victoria, Canada</i> ; ² <i>3v Geomatics Inc., Vancouver, Canada</i>	
	12:10 Low-Power, High-Speed Adversarial Attack based 4:2 Compressor as Full Adder for Multipliers in FIR Digital Filters.....	45
	Ravindra JVR, Lavanya Maddiseti, <i>Vardhaman College of Engineering, India</i>	
12:30	Lunch break	
13:40	Analog and Digital Radio Issues – room Nordia	
	Chair: Atila Alvandpour, Linköping University	
	13:40 Linearization of Active Transmitter Arrays in Presence of Antenna Crosstalk for 5G Systems.....	51
	Feridoon Jalili, Martin H. Nielsen, Ming Shen, Ole K. Jensen, Jan H. Mikkelsen, Gert F. Pedersen, <i>Aalborg University, Denmark</i>	
	14:00 Practical Stimulus Design for a Multi-Tone Fit.....	56
	Marko Neitola, <i>University of Oulu, Finland</i>	
	14:20 Sphere Decoder for Massive MIMO Systems.....	63
	Dimitris Vordonis, Vassilis Paliouras <i>University of Patras, Greece</i>	
13:40	Harnessing Machine Learning Techniques – room Compass	
	Chair: Jiri Blumenstein, Brno University of Technology	
	13:40 How Diversity Affects Deep-Learning Side-Channel Attacks.....	69
	Huanyu Wang, Martin Brisfors, Sebastian Forsmark, Elena Dubrova <i>Royal Institute of Technology, Sweden</i>	
	14:00 Hardware Implementation Aspects of a Syndrome-based Neural Network Decoder for BCH Codes.....	76
	Emmanouil Kavvousanos, Vassilis Paliouras <i>Electrical and Computer Engineering Department, University of Patras, Greece</i>	
	14:20 A Configurable and Versatile Architecture for Low Power, Energy Efficient Hardware Acceleration of Convolutional Neural Networks.....	82
	Steinar Thune Christensen ¹ , Omer Qadir ² , Snorre Aunet ¹ ¹ <i>Norwegian University of Science and Technology, Norway</i> ; ² <i>Nordic Semiconductor, Norway</i>	

14:40

Coffee and posters 1 – Nordia foyer

- The Validation of Graph Model-Based, Gate Level Low-Dimensional Feature Data for Machine Learning Applications.....88
Aneesh Balakrishnan¹, Thomas Lange¹, Maximilien Glorieux¹, Dan Alexandrescu¹, Maksim Jenihhin²
¹IROC Technologies, France; ²Tallinn University of Technology, Estonia
- A Real-Time Gesture Recognition System with FPGA Accelerated ZynqNet Classification.....95
Ricardo Nunez-Prieto¹, Pablo Correa-Gomez², Liang Liu¹
¹Lund University, Sweden; ²Universidad Politecnica de Madrid, Spain
- Machine Learning-based Prediction for Dynamic, Runtime Architectural Optimizations of Embedded Systems.....101
Ruben Vazquez, Ann Gordon-Ross, Greg Stitt, *University of Florida, USA*
- An Explicitly Parallel Architecture for Packet Processing in Software Defined Networks.....108
Hesam Zolfaghari¹, Davide Rossi², Jari Nurmi¹
¹Tampere University, Finland; ²University of Bologna, Italy
- Layout Optimization Techniques for rg and fmax of Cascode Devices for mmWave Applications.....115
Rana Azhar Shaheen, Timo Rahkonen, Rehman Akbar, Janne Aikio, Alok Sethi, Aarno Pärssinen, *University of Oulu, Finland*
- A 36 nW trimless voltage reference with low sensitivity to PVT variations.....119
Calvin Maxsen^{1,2}, Pere Llimós Muntal¹, Gunnar Gudnason², Ivan H. H. Jørgensen¹
¹Technical University of Denmark, Denmark; ²Demant A/S
- Ultra Low Voltage Subthreshold Binary Adder Architectures for IoT Applications: Ripple Carry Adder or Kogge Stone Adder.....124
Somayeh Hossein Zadeh, Trond Ytterdal, Snorre Aunet, *NTNU, Norway*

15:30

Keynote 2 – room Nordia

Chair: Juha Röning, University of Oulu

Prof. Mircea Guina, Tampere University, FI: New optoelectronics platforms for photonic integrated circuits and synergy with electronics

16:15

Sigma-Delta ADCs – room Nordia

Chair: Kari Halonen, Aalto University

16:15 Two-Stage Internal DAC Mismatch Mitigation for a Continuous-Time Delta-Sigma ADC.....131
Marko Tuomo Tapani Neitola, *University of Oulu, Finland*

16:35 A 5 GHz CT $\Delta\Sigma$ ADC with 250MHz Signal Bandwidth in 28 nm-FDSOI CMOS.....138
Siyu Tan¹, Lars Sundström², Mattias Palm², Sven Mattisson^{1,2}, Pietro Andreani¹
¹Lund University, Lund, Sweden; ²Ericsson Research, Lund, Sweden

16:55 A 500mV, 118nW, Sigma Delta Modulator ADC for Audio Detection in 28 nm FD-SOI.....142
Markus Mogensen Henriksen, Dennis Øland Larsen, Pere Llimós Muntal, Ivan H. H. Jørgensen
Technical University of Denmark, Denmark

16:15	Reliability and Security Issues of SoC Implementations – room Compass
	Chair: Juha Röning, University of Oulu
16:15	Accelerating Transient Fault Injection Campaigns by using Dynamic HDL Slicing.....148 Ahmet Cagri Bagbaba ^{1,2} , Maksim Jenihhin ² , Jaan Raik ² , Christian Sauer ¹ ¹ Cadence Design Systems; ² Tallinn University of Technology, Estonia
16:35	A Fault-Tolerant Time-Predictable Processor.....155 Christos Gkiokas, Martin Schoeberl Technical University of Denmark, Denmark
16:55	Reconfigurable Module of Multi-mode AES Cryptographic Algorithms for AP SoCs.....161 Arthur Silitonga ¹ , Zhou Jiang ² , Nadir Khan ³ , Juergen Becker ¹ ¹ Institute for Information Processing Technologies - Karlsruhe Inst. of Tech, Karlsruhe, Germany; ² Datang Mobile Communications Equipment Co., Ltd., Shanghai, China; ³ FZI Research Center for Information Technology, Karlsruhe, Germany
17:15	End of day 1 program
19:00	Conference Dinner – Restaurant Marine (on-site)

Wednesday October 30

9:00	Keynote 3 – room Nordia
	Chair: Peeter Ellervec, Tallinn University of Technology
	Dr. Philippe Flatresse, Dolphin Design, FR: FDSOI, an energy-efficient technology for cost-effective SoC platform
9:45	Coffee and posters 2 – Nordia foyer
	End-to-End Approximation for Characterizing Energy Efficiency of IoT Applications.....168 MohammadReza Nakhkash ¹ , Anil Kanduri ¹ , Amir M. Rahmani ² , Pasi Liljeberg ¹ ¹ University of Turku, Finland; ² University of California, Irvine, USA
	Optimizing Mitchell's Method for Approximate Logarithmic Addition via Base Selection with Application to Back-Propagation.....174 Mark G Arnold ¹ , Ed Chester ² , John R Cowles ³ , Corey Johnson ³ ¹ XLNS Research, USA; ² Catena Space, United Kingdom; ³ University of Wyoming, USA
	1/f-Noise and Offset Cancellation for Rail-to-Rail Single-Slope ADCs in MEA Applications.....180 Lukas Straczek, Dominik J. Veit, Jürgen Oehm, Ruhr University Bochum, Germany
	T-LINC Architecture with Digital Combination and Mismatch Correction in the Receiver.....185 Emilio José Martínez-Pérez, Feridoon Jalili, Ming Shen, Jan H. Mikkelsen, Ole K. Jensen, Gert Pedersen, Aalborg University, Denmark
	Instruction Extension of a RISC-V Processor Modeled with IP-XACT.....190 Saman Payvar ¹ , Esko Pekkarinen ¹ , Rafael Stahl ² , Daniel Mueller-Gritschneider ² , Timo D. Hämäläinen ¹ ¹ Tampere University, Finland; ² Technical University of Munich, Germany

	Exploring optimal back bias voltages for ultra low voltage CMOS digital Circuits in 22 nm FDSOI Technology.....	195
	Somayeh Hossein Zadeh, Trond Ytterdal, Snorre Aunet, <i>NTNU, Norway</i>	
	Semantic segmentation with inexpensive simulated data.....	201
	Jukka Matias Peltomäki, Mengyang Chen, Heikki Huttunen <i>Tampere University, Finland</i>	
10:30	Plenary 2 – room Nordia	
	Chair: Ted Johansson, Linköping University	
	10:30 A New Interpretation to Groszkowski's Effect.....	207
	Mostafa Jafari Nokandi, Sumit Pratap Singh, Aarno Pärssinen, Timo Rahkonen <i>University of Oulu, Finland</i>	
	10:50 An Analogue Baseband Chain for a Magnetic Tunnel Junction Based RF Signal Detector.....	211
	Rui Ma, Simon Buhr, Zoltán Tibenszky, Martin Kreißig, Frank Ellinger <i>Technische Universität Dresden, Germany</i>	
11:10	Analog Systems – room Nordia	
	Chair: Ivan Harald Holger Jørgensen, DTU	
	11:10 Single Burst Depth-Resolving Raman Spectrometer Based on a SPAD Array with an On-Chip TDC to Analyse Heterogenous Liquid Samples.....	217
	Jere Kekkonen, Ilkka Nissinen, <i>Circuits and Systems Research Unit, University of Oulu, Finland</i>	
	11:30 A 40-GHz Fully-Integrated CMOS-Based Biosensor Circuit With an On-Chip Vector Network Analyzer for Circulating Tumor Cells Analysis.....	222
	Taiki Nakanishi ¹ , Shunya Murakami ¹ , Atsuki Kobayashi ¹ , Md. Zahidul Islam ¹ , Kiichi Niitsu ^{1,2} ¹ <i>Nagoya University, Japan</i> ; ² <i>JST/PRESTO, Japan</i>	
	11:50 A Time-based Sensing Scheme for Multi-level Cell (MLC) Resistive RAM.....	229
	John Reuben, Dietmar Fey <i>Friedrich-Alexander-University Erlangen-Nurnberg, Germany</i>	
11:10	Providing HW Resources – room Compass	
	Chair: Jari Nurmi, Tampere University	
	11:10 Nwise: an Area Efficient and Highly Reliable Radiation Hardened Memory Cell.....	235
	Designed for Space Applications Azam Seyedi, Snorre Aunet, Per Gunnar Kjeldsberg, <i>NTNU, Norway</i>	
	11:30 An All-Digital Duty-Cycle Corrector for Parallel High-Speed I/O Links.....	241
	Nico Angeli, Klaus Hofmann <i>TU Darmstadt, Germany</i>	
	11:50 Dynamic Resource Allocation for HEVC Encoding in FPGA-Accelerated SDN Cloud.....	247
	Panu Sjövall, Arto Oinonen, Mikko Teuho, Jarno Vanne, Timo Hämäläinen <i>Tampere University, Finland</i>	
12:10	Lunch break	

13:15	Keynote 4 – room Nordia	
	Chair: Kari Halonen, Aalto University	
	Dr. Mikko Varonen, VTT, FI: MMIC design - from 5G RF front-ends to cryogenic receivers for radio astronomy	
14:00	Best paper award and NorCAS 2020 – room Nordia	
14:15	Voltage Converters and Amplifiers – room Nordia	
	Chair: Kari Halonen, Aalto University	
	14:15 Novel Clocking Scheme with Improved Voltage Gain for a Two-Phase Charge Pump Topology.....	252
	Jakob Kenn Toft, Ivan Harald Holger Jørgensen, <i>Technical University of Denmark</i>	
	14:35 A Time-Based Control Scheme for Power Factor Correction Boost Converter.....	259
	Christopher H. K. Jensen, Rasmus B. Lind, Jens C. Hertel, Ahmed M. Ammar, Arnold Knott, Michael A. E. Andersen, <i>Technical University of Denmark</i>	
	14:55 A 300mV-Supply Standard-Cell-Based OTA with Digital PWM Offset Calibration.....	265
	Pedro Toledo ^{1,2} , Orazio Aiello ^{1,3} , Paolo Crovetto ¹	
	¹ Politecnico di Torino, Italy; ² Federal University of Rio Grande do Sul, Brazil; ³ National University of Singapore, Singapore	
14:15	Approximate Computing – room Compass	
	Chair: Jari Nurmi, Tampere University	
	14:15 MemOpt: Automated Memory Distribution for Multicore Microcontrollers with Hard Real-Time Requirements.....	270
	Philipp Jungklass ¹ , Mladen Berekovic ²	
	¹ IAV GmbH, Germany; ² University of Lübeck, Institute of Computer Engineering, Germany	
	14:35 On Applications of Configurable Approximation to Irregular Voltage.....	277
	Toshinori Sato, Tomoaki Ukezono, <i>Fukuoka University, Japan</i>	
	14:55 Fast Fixed-point Bicubic Interpolation Algorithm on FPGA.....	283
	Janne Koljonen, Vladimir A. Bochko, Sami J. Lauronen, Jarmo T. Alander	
	<i>University of Vaasa, Finland</i>	
15:15	Coffee break – Nordia foyer	
15:40	SAR ADC – room Nordia	
	Chair: Ivan Harald Holger Jørgensen, DTU	
	15:40 Two-Step Pipeline SAR ADC with passive Charge Sharing between Cascades.....	290
	Dmitry Osipov ¹ , Aleksandr Gusev ¹ , Vitaly Shumikhin ² , Steffen Paul ¹	
	¹ University of Bremen, Germany; ² National Research Nuclear University MEPhI, Germany	
	16:00 An AFE for Catheter-Based IEGM sensing with Inverter-based SAR ADC.....	296
	Yuchen Zhao ¹ , Haoming Chu ¹ , Bengt Kallback ² , Yajie Qin ¹ , Zhuo Zou ¹ , Lirong Zheng ¹	
	¹ Fudan University, China; ² Cathprint AB, Stockholm, Sweden	

15:40	High-Level Design Methodologies – room Compass	
	Chair: Peeter Ellervee, Tallinn University of Technology	
	15:40 HLS-Based Flexible Hardware Accelerator for PCA Algorithm on a Low-Cost ZYNQ SoC.....	301
	Mohammad Amir Mansoori, Mario R. Casu, <i>Politecnico di Torino, Italy</i>	
	16:00 Towards a Python-Based One Language Ecosystem for Embedded Systems Automation.....	308
	Zhao Han ^{1,2} , Keerthikumara Devarajegowda ^{1,3} , Michael Werner ^{1,2} , Wolfgang Ecker ^{1,2}	
	¹ <i>Infineon Technologies AG</i> ; ² <i>Technical University of Munich, Germany</i> ; ³ <i>Technical University of Kaiserslautern, Germany</i>	
	16:20 HALib: Hardware Assertion Library for on-board verification of FPGA-based modules using HLS.....	315
	Julian Caba, Fernando Rincón, Jesús Barba, José Antonio De La Torre, Julio Daniel Dondo, Juan Carlos López, <i>UCLM, Spain</i>	
16:40	End of the program	
	Have a good trip back home!	