

2020 26th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2020)

**Salt Lake City, Utah, USA
17-20 May 2020**



**IEEE Catalog Number: CFP20012-POD
ISBN: 978-1-7281-5496-1**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20012-POD
ISBN (Print-On-Demand):	978-1-7281-5496-1
ISBN (Online):	978-1-7281-5495-4
ISSN:	2643-1394

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2020 26th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) **ASYNC 2020**

Table of Contents

Welcome Message .viii.....	
Organizing Committee .x.....	
Fresh Ideas Papers .xii.....	

Session 1: Design, Analysis and Optimization

Timing Errors in STA-Based Gate-Level Simulation .1.....	
<i>Stavros Simoglou (University of Thessaly), Christos Sotiriou (University of Thessaly), and Nikolaos Blias (University of Thessaly)</i>	
A Frontend using Traditional EDA Tools for the Pulsar QDI Design Flow .3.....	
<i>Marcos L. L. Sartori (PUCRS), Matheus T. Moreira (PUCRS), and Ney L. V. Calazans (PUCRS)</i>	
Cyclone: A Static Timing and Power Engine for Asynchronous Circuits .11.....	
<i>Wenmian Hua (Yale University), Yi-Shan Lu (University of Texas, Austin), Keshav Pingali (University of Texas, Austin), and Rajit Manohar (Yale University)</i>	

Session 2: Arbiters and Synchronizers

Recursive Formulations for N Input Asynchronous First Come First Served Arbiters .20.....	
<i>Lindsay Kleeman (Monash University)</i>	
Optimization and Comparison of Synchronizers .28.....	
<i>Justin Reiher (University of British Columbia) and Mark R. Greenstreet (University of British Columbia)</i>	

Session 3: Timing Domain Crossing

PALS: Plesiochronous and Locally Synchronous Systems .36.....	
<i>Johannes Bund (MPI for Informatics, Saarbruecken Graduate School of Computer Science), Matthias Fugger (Université Paris-Saclay & Inria), Christoph Lenzen (MPI for Informatics), Moti Medina (Ben-Gurion University of the Negev), and Will Rosenbaum (MPI for Informatics)</i>	

Timing Domain Crossing using Muller Pipelines .44.....
Florian Huemer (TU Wien) and Andreas Steininger (TU Wien)

Session 4: Verification

Formal Verification of Flow Equivalence in Desynchronized Designs .54.....
Jennifer Paykin (Galois, Inc.), Brian Huffman (Galois, Inc.), Daniel M. Zimmerman (Galois, Inc.), and Peter A. Beerel (University of Southern California)

Handshake Verification in Workcraft .63.....
Victor Khomenko (Newcastle University), Danil Sokolov (Newcastle University), Alex Yakovlev (Newcastle University), and David Lloyd (Dialog Semiconductor)

Session 5: Applications

Reducing Energy Consumption and Decentralizing Computing through Heat Redistribution .65.....
Lincoln S. Stevens (Granite Mountain Technologies), Mackenzie J. Wibbels (Granite Mountain Technologies), Valerie Wilkinson (Granite Mountain Technologies), and Kenneth S. Stevens (Granite Mountain Technologies)

Chronos Link: A QDI Interconnect for Modern SoCs .67.....
Matheus Trevisan Moreira (Chronos Tech) and Stefano Giaconi (Chronos Tech)

A Self-Timed Ring Based PUF .69.....
Grégoire Gimenez (Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA, IC'Alps), Abdelkarim Cherkaoui (HawAI.tech), and Laurent Fesquet (Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA)

Session 6: Reliability and Emerging Topics

Radiation Hardened Click Controllers for Soft Error Resilient Asynchronous Architectures .78.....
Felipe A. Kuentzer (IHP - Leibniz-Institut für Innovative Mikroelektronik), Moises Herrera (University of Southern California), Oliver Schrape (IHP - Leibniz-Institut für Innovative Mikroelektronik), Peter A. Beerel (University of Southern California), and Milos Krstic (IHP - Leibniz-Institut für Innovative Mikroelektronik)

Session 7: Circuit Design

Test Oriented Design and Layout Generation of an Asynchronous Controller for the Blade Template .86.....
Felipe A. Kuentzer (IHP - Leibniz-Institut für Innovative Mikroelektronik), Leonardo R. Juracy (PUCRS University), Matheus T. Moreira (Chronos Tech), and Alexandre M. Amory (PUCRS University)

Shared-Staticizer for Area-Efficient Asynchronous Circuits .94.....
 Samira Ataei (Yale University) and Rajit Manohar (Yale University)

Coarse Grained Versus Fine Grained Architectures for Asynchronous Reconfigurable Devices .102
 *Tomohiro Yoneda (National Institute of Informatics / SOKENDAI) and
 Masashi Imai (Hirosaki University)*

Author Index 111