2020 IEEE Nordic Circuits and Systems Conference (NorCAS 2020)

Oslo, Norway
27 – 28 October 2020

IEEE Catalog Number: CFP20828-POD
ISBN: 978-1-7281-9227-7

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP20828-POD
ISBN (Print-On-Demand): 978-1-7281-9227-7
ISBN (Online): 978-1-7281-9226-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

IEEE NorCAS 2020, October 27-28, 2020 – virtual from Oslo, Norway

Final Programme

Times in Central European Time CET (GMT+1)!!!

Tuesday October 27

12:00 ***Opening*** *(Jari Nurmi)*

12:20 ***Keynote 1*** *(Chair: Jari Nurmi)*

Compressive sensing (CS) Circuits and Systems for Intelligent Biomedical Signal Processing

An-Yeu (Andy) Wu, National Taiwan University, Taiwan

13:20 ***Plenary 1*** *(Chair: Dag T. Wisland)*

13:20 HyVE: A Hybrid Voting-based Eviction Policy for Caches.....1
Akshay Srivatsa, Sebastian Nagel, Nael Fasfous, Nguyen Anh Vu Doan, Thomas Wild, Andreas Herkersdorf, Technical University of Munich, Germany
13:40 Multi-threshold voltage and dynamic body biasing techniques for energy efficient ultra low voltage subthreshold adders.....8
Somayeh Zadeh, Trond Ytterdal, Snorre Aunet, NTNU, Norway

14:00 Break

14:20 – 16:00 Parallel sessions

14:20 ***Data Converters*** *(Chair: Atila Alvandpour)*

14:20 A 10b 1GS/s Inverter-Based Pipeline ADC in 65nm CMOS.....14
Timmy Sundström[1], Javad Bagheri Asli[2], Christer Svensson[2], Atila Alvandpour[2]
1) SAAB AB Linköping, Sweden; 2) Linköping University, Sweden
14:40 A 10-bit 3.75-GS/s Binary-Weighted DAC with 58.6-pJ Energy Consumption in 65-nm CMOS.....18
Oscar Morales[1], Jacob Wikner[1], Atila Alvandpour[1], Liter Siek[2]
1) Linköping University, Sweden; 2) Nanyang Technological University, Singapore
15:00 Digital Timing Error Calibration of Time-Interleaved ADC with Low Sample Rate.....22
Marko Neitola, University of Oulu, Finland

14:20 ***Scheduling, Approximation and Error Resilience*** *(Chair: Peeter Ellervee)*

14:20 Low Power Scheduling of Periodic Hardware Tasks in Flash-Based FPGAs.....29
Cornelia Wulf, Michael Willig, Diana Göhringer, Technische Universität Dresden, Germany
14:40 Model-Based Design Space Exploration for Approximate Image Processing on FPGA.....36
Manu Manuel[1], Arne Kreddig[2], Simon Conrady[3], Nguyen Anh Vu Doan[1], Walter Stechele[1] 1) Technical University of Munich, Germany; 2) SmartRay GmbH, Germany;
3) Arnold & Richter Cine Technik, Germany
15:00 Novel Lockstep-based Approach with Roll-back and Roll-forward Recovery to Mitigate Radiation-Induced Soft Errors.....43
Server Kasap, Eduardo Weber Wächter, Xiaojun Zhai, Shoaib Ehsan, Klaus D. McDonald-Maier, University of Essex, United Kingdom

15:20 ***Amplifiers*** *(Chair: Ivan Jørgensen)*

15:20 Schmitt Trigger Based Single-Ended Voltage Amplifier with Positive Feedback Control for Ultra-Low-Voltage Supplies.....50
Luis Henrique Rodovalho, Federal University of Santa Catarina, Brazil
15:40 On the Design of a CMOS-integrated Load Modulated Balanced Amplifier.....56
Ted Johansson, Srivatsa Samji, Linköping University, Sweden

15:20 ***FPGA Applications*** *(Chair: Snorre Aunet)*

15:20 A FPGA-based Hardware Accelerator for Bayesian Confidence Propagation Neural Network.....60
Lizheng Liu[1,2], Deyu Wang[1], Yuning Wang[1], Anders Lansner[2], Ahmed Hemani[2], Yu Yang[2], Xiaoming Hu[2], Zhuo Zou[1], Lirong Zheng[1]
1) Fudan University, Shanghai, China;
2) Royal Institute of Technology (KTH), Stockholm, Sweden
15:40 A Parallel and Pipelined Implementation of a Pascal-Simplex Based Two Asset Option Pricer on FPGA using OpenCL.....66
Aidan O Mahony[1], Gil Zeidan[2], Bernard Hanzon[1], Emanuel Popovici[1]
1) University College Cork, Ireland; 2) Intel Corporation, Massachusetts, USA

16:00 Break

16:20 ***Keynote 2*** *(Chair: Jari Nurmi)*

Approximate Computing: Test and Reliability issues and opportunities

Alberto Bosio, INL-ECL, France

17:20 End of day 1

Wednesday October 28

12:00 ***Keynote 3*** *(Chair: Dag T. Wisland)*

Future Human: Merging Minds and Machines

Tim Constandinou, Imperial College, UK

13:00 ***Plenary 2*** *(Chair: Dag T. Wisland)*

13:00 A Design Method to Minimize the Impact from Bit Conversion Errors in SAR ADCs.....72
Siyu Tan[1], Mattias Palm[2], Daniele Mastantuono[2], Roland Strandberg[2], Lars Sundström[2], Sven Mattisson[1,2], Pietro Andreani[1]
1) Department of Electrical and Information Technology, Lund University, Lund, Sweden;
2) Ericsson Research, Lund, Sweden

13:20 Break

13:40 – 16:40 Parallel Sessions

13:40 ***Biomedical/Bioinspired*** *(Chair: Kristian G. Kjelgård)*

13:40 A Low Power Front-end for Biomedical Fluorescence Sensing Applications.....78
Seyed Ruhallah Qasemi, Maryam Rafati, Atila Alvandpour, Linköping University, Sweden
14:00 A Power Efficient, High Gain and High Input Impedance Capacitively-coupled Neural Amplifier.....84
Erwin Habibzadeh Tonekabony Shad[1], Tania Moeinfard[2], Marta Molinas[1], Trond Ytterdal[1]
1) NTNU, Norway; 2) York, Canada
14:20 Design of a Current Mode Multiplexed Circuit for Integrate & Fire Neuromorphic Systems.....89
Fausto Sargeni, Vincenzo Bonaiuto, University of Rome Tor Vergata, Italy

13:40 ***Digital Circuits and Systems (****Chair: Peeter Ellervee)*

13:40 Comparative Study of Single, Regular and Flip well Subthreshold SRAMs in 22 nm FDSOI Technology.....95
Somayeh Hossein Zadeh, Trond Ytterdal, Snorre Aunet, NTNU, Norway
14:00 A 90nm PVT Tolerant Current Mode Frequency Divider with Wide Locking Range.....101
Madhusudan Maiti[1], Shubhro Chakrabartty[2], AlaaDdin Al-Shidaifat[2], Hanjung Song[2], Bidyut Kumar Bhattacharyya[3], Alak Majumder[1]
1) Integrated Circuit & System Lab, Department of ECE, National Institute of Technology Arunachal Pradesh, Yupia 791112, India;
2) Department of Nanoscience and Engineering, Centre for Nano Manufacturing, Inje University, Gimhae 50834, Korea;
3) Packaging Research Center, Georgia Institute of Technology, Atlanta, GA 30332, USA
14:20 Electro-Optic Reversible Toffoli Gate with Optimal Count of LiNbO3 Mach-Zehnder Interferometers.....106
Shashank Awasthi[1], Saurav Sharma[2], Sanjeev Kumar Metya[1], Alak Majumder[1]
1) National Institute of Technology Arunachal Pradesh;
2) Galgotias College of Engineering & Technology Greater Noida

14:40 ***Analog Circuits*** *(Chair: Atila Alvandpour)*

14:40 Low Power Class-AB Line Driver with Adaptive Digital Impedance Control for Fast Ethernet.....113
Simon Buhr, Martin Kreißig, Christian David Matthus, Florian Protze, Frank Ellinger
Technische Universität Dresden, Germany
15:00 Origins of Intermodulation Distortion in A Pseudo-differential CMOS Beamforming Receiver.....120
Negar Shabanzadeh[1], Mahmoud Shehab[2], Rehman Akbar[1], Aarno Pärssinen[1], Timo Rahkonen[1]
1) University of Oulu, Finland; 2) Nokia Oyj

14:40 ***Digital Applications*** *(Chair: Snorre Aunet)*

14:40 Matrix Decomposition for Massive MIMO Detection.....126
Shahriar Shahabuddin[1], Muhammad Hasibul Islam[1], Mohammad Shahanewaz Shahabuddin[2], Mahmoud A. Albreem[1,3], Markku Juntti[1]

1) Centre for Wireless Communications, University of Oulu; 2) Vaasa University of Applied Science, Finland; 3) A'Sharqiyah University, Oman

15:00 Digital Architecture for MUAPs Propagation Speed Estimator triggered by Foot Plant Switch.....132

Giovanni Mezzina, Daniela De Venuto, Politecnico di Bari, Italy

15:20 Break

15:40 ***Microwave Circuits*** *(Chair: Kristian G. Kjelgård)*

15:40 A 500 mV, 4.5 mW, 16 GHz VCO with 33.3% FTR, designed for the 5G application.....139

Piyush Kumar[1], Dario Stajic[1], Enno Boehme[2], Erkan Nevzat Isa[2], Linus Maurer[1]

1) University Bundeswehr; 2) Fraunhofer Research Institution for Microsystems and Solid State Technologies EMFT, Munich, Germany

16:00 A Voltage Controlled Oscillator with Inductive Divider Design and Analysis at Frequencies Above 100 GHz.....143

Yasir Shafiullah, Rehman Akbar, Mikko Hietanen, Aarno Pärssinen, University of Oulu, Finland

16:20 Software-Defined Radio Assessment for Microwave Imaging Breast Cancer Detection.....148

Dionisio Carvalho[1], Alexandre J. Aragão[1,2], André Ferrari1, Bruno Sanches[1], Wilhelmus Noije[1]

1) Department of Electronic Systems Engineering of the School of Engineering (USP), São Paulo, Brazil;
2) Federal Institute of Education, Science and Technology (IFSP), São Paulo, Brazil

15:40 ***Network-on-Chip*** *(Chair: Peeter Ellervee)*

15:40 Exploring Task and Channel Mapping Strategies in Fail-Operational and Hard Real-Time NoCs.....154

Max Koenen, Nguyen Anh Vu Doan, Thomas Wild, Andreas Herkersdorf

Technical University of Munich, Germany

16:00 A Study of the Impact of Formulation of Cost Function in Task Mapping Problem on NoCs.....161

Jesse Barreto de Barros[1], Nidhi Anantharajaiah[2], Mauricio Ayala-Rincon[3], Carlos Humberto Llanos[4], Jürgen Becker[5]

1) Universidade de Brasilia, Brazil; 2) Kalrsruhe Institute of Technology (KIT); 3) Universidade de Brasilia, Brazil; 4) Universidade de Brasilia, Brazil; 5) Kalrsruhe Institute of Technology (KIT)

16:20 Synthesizable Synchronization FIFOs Utilizing the Asynchronous Pulse-Based Handshake Protocol.....168

Ameer M.S. Abdelhadi, University of Toronto, Canada

16:40 ***Keynote 4*** *(Chair: Jari Nurmi)*

Software-Defined Radio Education and the Next Generation of Wireless Communications Innovators

Alexander Wyglinsky, Worchester Polytechnic Institute, MA, USA

17:40 ***Awards and Closing*** *(Chair: Jari Nurmi)*