

2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS 2021)

**Arequipa, Peru
22 – 25 February 2021**



**IEEE Catalog Number: CFP21LAS-POD
ISBN: 978-1-7281-7671-0**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21LAS-POD
ISBN (Print-On-Demand):	978-1-7281-7671-0
ISBN (Online):	978-1-7281-7670-3
ISSN:	2330-9954

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

DESIGN CONSIDERATIONS FOR THE DEVELOPMENT OF COMPUTATIONAL RESISTIVE MEMORIES	1
<i>Felipe Pinto; Ioannis Vourkas</i>	
SYSTEMATIC HIGH-LEVEL DESIGN OF A FIFTH ORDER CONTINUOUS-TIME CRFF DELTA SIGMA ADC	5
<i>Abderrahmane Ghimouz; Fatah Rarbi; Olivier Rossetto</i>	
A STRATEGY TO ACHIEVE COMPETITIVE PERFORMANCE IN BASIC RF LNAs	9
<i>Antonio D. Martinez-Perez; Pedro A. Martinez-Martinez; Francisco Aznar; Guillermo Royo; Santiago Celma</i>	
NON-MEMORYLESS VS. MEMORYLESS HARDWARE ARCHITECTURES FOR CONVOLUTIONAL NEURAL NETWORKS	13
<i>Alexandre B. Z. De França; Fernanda D. V. R. Oliveira; José Gabriel R. C. Gomes; Nadia Nedjah</i>	
CHRONOS: AN ABSTRACT NOC-BASED MANYCORE WITH PRESERVED TEMPORAL AND SPATIAL TRAFFIC DISTRIBUTION	17
<i>Geaninne Lopes; Iaçanã Weber; César Marcon; Fernando Gehm Moraes</i>	
ANALOG AND RF CIRCUIT CONSTRAINED OPTIMIZATION USING MULTI-OBJECTIVE EVOLUTIONARY ALGORITHMS	21
<i>Kostas Touloupas; Paul Peter Sotiriadis</i>	
ASSESSMENT OF KEY PARAMETERS IN A MICROWAVE IMAGING SYSTEM DESIGN FOR BREAST CANCER DETECTION	25
<i>David Ponce; Alexandre De Jesus Aragão; Bruno Sanches; Wilhelmus A. M. Van Noije</i>	
LINEARIZATION FOR HIGH-SPEED CURRENT-STEERING DACS USING NEURAL NETWORKS	29
<i>Daniel Beauchamp; Keith M. Chugg</i>	
RF-DC MULTIPLIER FOR RF ENERGY HARVESTER BASED ON 32NM AND TFET TECHNOLOGIES	33
<i>Lionel Trojman; David Rivadeneira; Marco Villegas; Eliana Acurio; Marco Lanuzza; Luis-Miguel Procel; Ramiro Taco</i>	
VOLTAGE SCALING INFLUENCE ON THE SOFT ERROR SUSCEPTIBILITY OF A FINFET-BASED CIRCUIT	37
<i>Leonardo H. Brendler; Alexandra L. Zimpeck; Fernanda L. Kastensmidt; Cristina Meinhardt; Ricardo Reis</i>	
EDGE COMPUTING TECHNIQUE FOR A 87% ENERGY SAVING FOR IOT DEVICE DEDICATED TO ENVIRONMENTAL MONITORING	41
<i>Francois Rivet; Laura Foucaud; Guillaume Ferré</i>	
A CMOS IMPLEMENTATION OF THE TENT MAP FOR RANDOM NUMBER GENERATION	45
<i>Muhammed Mustafa Kizmaz; Salih Ergün</i>	
ON-CHIP AREA AND TEST TIME EFFECTIVE WEAK RESISTIVE OPEN DEFECT DETECTION TECHNIQUE FOR CACHE MEMORY	49
<i>Sheetal Barekar; Madan Mali</i>	
EDP OPTIMIZATION OF PARALLEL APPLICATIONS VIA CPU FREQUENCY SCALING ON AMD PROCESSORS	53
<i>Mariana C. Toledo; Sandro M. Marques; Thiarles S. Medeiros; Fábio D. Rossi; Marcelo C. Luizelli; Antonio Carlos S. Beck; Arthur F. Lorenzon</i>	
MONITORING ADJUSTMENT BASED ON CURRENT DATA OF AN IOT-COTS MONITOR FOR ENVIRONMENTAL CHEMICAL ANALYSIS	57
<i>Laura Hernández-Alpizar; Arys Carrasquilla-Batista; Lilliana Sancho-Chavarria</i>	
EXPLORING APPROXIMATE ADDERS FOR POWER-EFFICIENT HARMONICS ELIMINATION HARDWARE ARCHITECTURES	61
<i>Pedro T. L. Pereira; Guilherme Paim; Guilherme Ferreira; Eduardo Costa; Sérgio Almeida; Sergio Bampi</i>	
HIGH-SPEED AND LOW-ENERGY DUAL-MODE LOGIC BASED SINGLE-CLACK-CYCLE BINARY COMPARATOR	65
<i>Ricardo Escobar; Luis Miguel Procel; Lionel Trojman; Marco Lanuzza; Ramiro Taco</i>	
EXPLORING OPERATION SHARING IN DIRECTIONAL INTRA FRAME PREDICTION OF AV1 VIDEO CODING	69
<i>Luiz Neto; Marcel Correa; Daniel Palomino; Luciano Agostini; Guilherme Correa</i>	
FPGA IMPLEMENTATION OF STAIR MATRIX BASED MASSIVE MIMO DETECTION	73
<i>Shahriar Shahabuddin; Mahmoud A. Albreem; Mohammad Shahanewaz Shahabuddin; Zaheer Khan; Markku Juntti</i>	

LOW-POWER COMPENSATED MODIFIED COMB DECIMATION STRUCTURE FOR POWER-OF-TWO DECIMATION FACTORS	77
<i>Gordana Jovanovic Dolecek; Jose M. De La Rosa</i>	
A NOVEL DOWN CONVERSION MIXER WITH LOW/HIGH BAND RE-CONFIGURABLE TRANSDUCANCE AMPLIFIER IN 65NM CMOS PROCESS	81
<i>Nisha Gupta; Ashudeb Dutta; Shiv Govind Singh</i>	
BENCHMARKING OPEN ACCESS VLSI PARTITIONING TOOLS	85
<i>Isadora Oliveira; Marcelo Danigno; Paulo F. Butzen; Ricardo Reis</i>	
ON THE POSSIBILITY TO USE ENERGY HARVESTING ON BETA RADIATION IN NUCLEAR ENVIRONMENTS	89
<i>Alexandre Quenon; Evelyne Daubie; Véronique Moeyaert; Fortunato Carlos Dualibe</i>	
HARDWARE TROJAN WITH FREQUENCY MODULATION.....	93
<i>Ash Luft; Mihai Sima; Michael McGuire</i>	
ROBUST PASSIVE COHERENT LOCATION VIA NONLINEARLY CONSTRAINED LEAST SQUARES	97
<i>Daniel P. Nicolalde-Rodríguez; José A. Apolinário; Wallace A. Martins</i>	
DESIGN METHODOLOGY FOR 112GB/S PAM4 WIRELINE ADC-BASED RECEIVERS	101
<i>David Cordova; Wim Cops; Yann Deval; Francois Rivet; Herve Lapuyade; Nicolas Nodenot; Yohan Piccin</i>	
OPTIMIZED BODY-BIASING CALIBRATION METHODOLOGY FOR HIGH-SPEED COMPARATORS IN 22NM FDX.....	105
<i>David Cordova; Wim Cops; Yann Deval; Francois Rivet; Herve Lapuyade; Nicolas Nodenot; Yohan Piccin</i>	
CURRENT BEHAVIOR ON PROCESS VARIABILITY AWARE FINFET INVERTER DESIGNS	109
<i>Leonardo B. Moraes; Alexandra L. Zimpeck; Cristina Meinhardt; Ricardo Reis</i>	
A BRAZILIAN SIGN LANGUAGE GESTURE RECOGNIZING SYSTEM USING GAIT ENERGY IMAGE	113
<i>Wesley L. Passos; Gabriel M. Araujo; Jonathan N. Gois; Amaro A. De Lima</i>	
A NEW QDI ASYNCHRONOUS PIPELINE WITH TWO-PHASE DELAY-INSENSITIVE GLOBAL COMMUNICATION.....	117
<i>Duarte L. Oliveira; Gabriel C. Duarte; Gracieth C. Batista</i>	
STUDY OF A VOLTAGE-MODE READOUT CONFIGURATION FOR MICROMACHINED CMOS TRANSISTORS FOR UNCOOLED IR SENSING	121
<i>Elisabetta Moisello; Michele Vaiana; Maria Eloisa Castagna; Giuseppe Bruno; Igor Bronk; Tanya Blank; Sharon Bar-Lev; Yael Nemirovsky; Piero Malcovati; Edoardo Bonizzoni</i>	
RESIDUAL IMPEDANCE IMPACT ON MAX30001 ACCURACY FOR BIOIMPEDANCE APPLICATIONS	125
<i>Shelby Critcher; Todd J. Freeborn</i>	
ESTIMATING COLE-IMPEDANCE PARAMETERS FROM LIMITED FREQUENCY-BAND IMPEDANCE MEASUREMENTS	129
<i>Todd J. Freeborn; Shelby Critcher</i>	
A THREE-STAGE CHARGE PUMP WITH FORWARD BODY BIASING IN 28 NM UTBB FD-SOI CMOS	133
<i>Carlos A. Pinheiro; Fabián Olivera; Antonio Petraglia</i>	
A WEARABLE WIRELESS SENSING SYSTEM FOR CAPTURING HUMAN ARM MOTION	137
<i>M. Agius; C. Seguna; J. Attard; K. Scicluna; J. Scerri</i>	
HIGH-SPEED HARDWARE ACCELERATOR FOR TRACE DECODING IN REAL-TIME PROGRAM MONITORING	141
<i>Augusto Hoppe; Jürgen Becker; Fernanda Lima Kastensmidt</i>	
COMPARATIVE STUDY ON PRE-DISTORTION/CALIBRATION METHODS FOR CURRENT-STEERING DIGITAL-TO-ANALOG CONVERTERS	145
<i>Patrick Valet; David Schwingshackl; Andrea M. Tonello</i>	
ACCELERATING THE BASE-LEVEL ALIGNMENT STEP OF DNA ASSEMBLING IN MINIMAP2 ALGORITHM USING FPGA	149
<i>Carolina Teng; Renan W. Achjian; Caio C. Braga; Marcelo K. Zuffo; Wang J. Chau</i>	
AN ERROR BACKPROPAGATION-BASED BACKGROUND CALIBRATION OF PIPELINE TI-ADCS FOR 256-QAM OPTICAL COHERENT RECEIVERS	153
<i>Álvaro Fernández Bocco; Fredy Solís; Benjamin T. Reyes; Damián A. Morero; Mario R. Hueda</i>	
A 1V, 450PS OTA BASED ON CURRENT-SPLITTING AND MODIFIED SERIES-PARALLEL MIRRORS	157
<i>Luis Henrique Rodvalho; Rafael Sanhotene Silva; Cesar Ramos Rodrigues</i>	
ULTRA LOW POWER < 9 NW ADAPTIVE DUTY CYCLING OSCILLATOR IN 22 NM FDSOI CMOS TECHNOLOGY USING BACK GATE BIASING.....	161
<i>Bastian Lindner; Niko Joram; Frank Ellinger</i>	

PSEUDO-DIFFERENTIAL TIME-DOMAIN INTEGRATOR USING CHARGE-BASED TIME-DOMAIN CIRCUITS.....	165
<i>Arijit Karmakar; Valentijn De Smedt; Paul Leroux</i>	
DESIGN OF A CONSTANT CURRENT LASER DRIVER FOR BIOMEDICAL APPLICATIONS.....	169
<i>Özgür Deniz Temel; Onur Ferhanoglu; Mustafa Berke Yelten</i>	
A LIBRARY OF HIGH-LEVEL MODELS FOR THE SIMULATION OF DC-DC CONVERTERS.....	173
<i>Thomas Eleftherios Dimitrios Kizas; Lorenzo Crespi; Piero Malcovati; Andrea Baschiroto</i>	
RELIABILITY ANALYSIS IN LESS THAN 200 LINES OF CODE.....	177
<i>Anselm Breitenreiter; Oliver Schrape; Marko Andjelkovic; Milos Krstic</i>	
QUANTITATIVE JITTER SIMULATIONS AND FIR-DAC SIZING FOR SINGLE-BIT CONTINUOUS TIME SIGMA DELTA MODULATORS.....	181
<i>Marco Orna; Dominique Morche; Andrea Baschiroto; Emmanuel Allier; Patrick Arno</i>	
RECONFIGURABLE E-BAND RECEIVER DEVELOPMENT FOR JOINT COMMUNICATION AND SENSING.....	185
<i>Sandra George; Padmanava Sen; André N. Barreto; Gerhard Fettweis</i>	
TOWARDS ANALOG COMPUTING DEVICES FOR MATRIX ALGEBRAIC PROBLEMS.....	189
<i>Maide Bucolo; Arturo Buscarino; Luigi Fortuna; Mattia Frasca</i>	
TAILOREDCORE: GENERATING APPLICATION-SPECIFIC RISC-V-BASED CORES.....	193
<i>Jeferson González-Gómez; Steven Ávila-Ardón; Jonathan Rojas-González; Andres Stephen-Cantillano; Jorge Castro-Godínez; Carlos Salazar-García; Muhammad Shafique; Jörg Henkel</i>	
FPGA IMPLEMENTATION OF A NEW PUF BASED ON GALOIS RING OSCILLATORS.....	197
<i>M. Garcia-Bosque; G. Díez-Señorans; C. Sánchez-Azqueta; S. Celma</i>	
SOFT ERROR SENSIBILITY WINDOW AT FINFET DICE SRAM.....	201
<i>Maria Eduarda De Melo Hang; Cleiton M. Marques; Paulo F. Butzen; Cristina Meinhardt</i>	
DESIGN AND IMPLEMENTATION OF A TRANS-IMPEDANCE AMPLIFIER FOR A MINIATURIZED SATURATED ABSORPTION SPECTROMETER.....	205
<i>Kevin Sosa; Horacio Failache; Julián Oreggioni</i>	
ISFET ARRAY READOUT SYSTEM WITH INTEGRATED 12 BIT A/D CONVERSION FOR LAB-ON-CHIP APPLICATIONS.....	209
<i>Hugo Daniel Hernandez; Diego Augusto Pontes; Tarciso Martins; David Reyes; Wilhelmus Van Noije</i>	
AN ISM-BAND MULTI-PHASE INJECTION-LOCKED RING OSCILLATOR.....	213
<i>Mustafa Sedat Berk; Benan Beril Inam; Mustafa Berke Yelten</i>	
BACKGROUND COMPENSATION OF FREQUENCY INTERLEAVED DAC FOR OPTICAL TRANSCEIVERS.....	217
<i>Agustín C. Galetto; Benjamín T. Reyes; Damián A. Morero; Mario R. Hueda</i>	
RADIATION-HARDNESS-BY-DESIGN LATCH-BASED TRIPLE MODULAR REDUNDANCY FLIP-FLOPS.....	221
<i>Oliver Schrape; Anselm Breitenreiter; Carsten Schulze; Steffen Zeidler; Miloš Krstic</i>	
NOISE REDUCTION TECHNIQUE USING MULTIPLE PHOTODIODES IN OPTICAL RECEIVERS FOR POF COMMUNICATIONS.....	225
<i>G. Royo; A. D. Martínez-Pérez; C. Sánchez-Azqueta; C. Aldea; S. Celma</i>	
ON-CHIP DIFFUSION CHARGE REDISTRIBUTION LADDER CONVERTER FOR PHOTOVOLTAIC SYSTEMS WITH MISMATCH.....	229
<i>Ana C. A. Barbosa; Juan C. Castellanos</i>	
A JTAG-BASED FAULT EMULATION PLATFORM FOR DEPENDABILITY ANALYSES OF PROCESSOR-BASED ASICS.....	233
<i>Andrea Florida; Ernesto Sanchez</i>	
SIMULATING LARGE NEURAL NETWORKS EMBEDDING MLC RRAM AS WEIGHT STORAGE CONSIDERING DEVICE VARIATIONS.....	237
<i>Markus Fritscher; Johannes Knödtel; Daniel Reiser; Maen Mallah; Stefan Pechmann; Dietmar Fey; Marc Reichenbach</i>	
A TENSORFLOW AND SYSTEM SIMULATOR INTEGRATION APPROACH TO ESTIMATE HARDWARE METRICS OF CONVOLUTION ACCELERATORS.....	241
<i>Leonardo R. Juracy; Matheus T. Moreira; Alexandre M. Amory; Fernando Gehm Moraes</i>	
Author Index	