

Surface Mount Technology Association

9th Annual Pan Pacific Microelectronics Symposium 2004

February 10-12, 2004
Kahuku, Hawaii, USA

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571
www.proceedings.com

ISBN: 978-1-60423-508-1

Some format issues inherent in the e-media version may also appear in this print version.

Published by
Surface Mount Technology Association
5200 Willson Road, Suite 215
Edina, Minnesota 55424-1343

© Copyright 2003

Reproduction rights for any of the technical papers included in these Proceedings are retained by the authors and / or their employers. Permission to reprint must be obtained from them and credit must be given to the Pan Pacific Microelectronics Symposium conference and these proceedings as the source.

The opinions expressed in these papers are those of the authors and not necessarily those of the SMTA. All papers are printed as submitted by the authors.

Additional copies of the Proceedings may be obtained by calling the SMTA at 952-920-7682.

Surface Mount Technology Association
9th Annual Pan Pacific Microelectronics Symposium
2004

TABLE OF CONTENTS

KEYNOTE ADDRESSES

Flip Chip Packaging – Current Trends and Roadmap	1
<i>Maniam Alagaratnam, LSI Logic (USA)</i>	
A Key Role of Printed Circuit Board in Recent Packaging Technology	4
<i>Yutaka Tsukada, Kyocera SLC Technologies (Japan)</i>	
Technical Challenges in Memory Packaging	10
<i>Se Yong Oh and Dong Ho Lee, Samsung Electronics Co. Ltd.(Korea)</i>	
Department of Defense Overview in Nanotechnology	16
<i>James Short, Office of the Director, Defense Research and Engineering, (USA), Clifford Lau, Office of Naval Research (USA)</i>	

SESSION 1: FLIP CHIP

Considerations in High Volume Flip Chip Manufacturing	26
<i>Lou Nicholls, Paul Mescher and Dave McCann, Amkor Technology, Inc. (USA)</i>	
No-flow Underfill Technology for Flip Chip Bonding	30
<i>Akira Ohuchi, Tomoo Murakami and Tsutomu Kawata, NEC Corporation/JISSO Research Laboratories (Japan)</i>	
Joint Technology of FPC and FPC Which Uses ACF	37
<i>Ema Tomiyo, Panasonic Mobile Communications Co., Ltd. (Japan)</i>	
New Underfill Adhesive for Flip Chip BGA	41
<i>Nobuhiro Imaizumi, Tomohisa Yagi, Hiroaki Date, Eiji Horikoshi, Electronics Packaging Laboratory, Fujitsu Laboratories Ltd. (Japan), Hideaki Yoshimura, Corporate Product Engineering Group, Fujitsu LTD. (Japan)</i>	
Simulation Technology for Prediction Lifetime of Flip Chip	47
<i>Yasuo Michinaka, Yoshihiro Ono and Kosuke Azuma, NEC Corporation/ JISSO Research Laboratories (Japan)</i>	

SESSION 2: 3-D PACKAGING

Novel Methods for Creating Stacked Device Structures Using Modified Standard Packages	54
<i>Joseph Fjelstad, Silicon Pipe, Inc. (USA)</i>	
Board Level Assembly and Reliability Testing for Stacked Chip Scale IC Packaging	58
<i>Vern Solberg, Tessera, Inc. (USA)</i>	
Copper Electroplating for High Density 3D Through Silicon Via Interconnects	64
<i>Silke Spiesshoefer and Leonard Schaper, Ph.D., University of Arkansas (USA)</i>	

Multi Chip Package Improves Hard Disk Drive EMI Performance	68
<i>Bill Rugg, Seagate Technology, Inc. (USA)</i>	
Improved EMC Design for 3D Microelectronics Packaging.....	71
<i>A. Brandolini, Ph.D., A. Gandelli, Ph.D., and R.E. Zich, Politecnico di Milano (Italy)</i>	

SESSION 3: NOVEL CHIP CONNECTION

Low Temperature Bonding of Au-Au in Non-Vacuum Environment Using Surface Activated Method	76
<i>Su-Tsai Lu, Yao-Sheng Lin and Yuan-Chang Huang, Industrial Technology Research Institute (Taiwan)</i>	
Laser Assisted Assembly for NCP, ACF and Solder Interconnection.....	82
<i>T. Teutsch, PacTech USA – Packaging Technologies, Inc. (USA), E. Zakel, G. Azdasht and P. Penke, PacTech – Packaging Technologies GmbH (Germany)</i>	
Electroless Nickel / Electroless Palladium / Immersion Gold Plating Process for Gold- and Aluminum-Wire Bonding Designed for High-Temperature Applications	88
<i>Kuldip Johal and Hugh Roberts, Atotech USA Inc. (USA), Sven Lamprecht, Atotech Deutschland GmbH (Germany)</i>	

SESSION 4: EMBEDDED COMPONENTS

Epoxy/BaTiO₃ Composite Films and Pastes for High Dielectric Constant and Low Tolerance Embedded Capacitors Fabrication in Organic Substrates	96
<i>Sung-Dong Cho, Kyung-Woon Jang, Jin-Gul Hyun and Kyung-Wook Paik, Korea Advanced Institute of Science and Technology (KAIST) (South Korea)</i>	
Imbedded Component/Die Technology: An Innovative Packaging Solution for High Reliability	103
<i>Casey Hatcher, Soldering Technology, Inc. (USA)</i>	
Advanced LTCC Processes Using Pressure Assisted Sintering	109
<i>Michael Hintz, Heiko Thust and Arne Albrecht, Technical University of Ilmenau (Germany), Russi Tschernov, ATV GmbH (Germany)</i>	

SESSION 5: DESIGN AND MODELING

Application of Mainstream CAD/CAE Tools for MEMS	115
<i>Ilya Mirman, SolidWorks Corporation (USA)</i>	
M3D™ Technology Makes Bond Pad ECOs a Snap	122
<i>Bruce King, Ph. D. and Marcelino Essien, Ph.D., Optomec, Inc. (USA)</i>	
Structural Finite Elemental Modeling of a Multilayered Plated Through-Hole-Effect of Material Properties	128
<i>Arun Gowda, Phil Greenfield, K. Srihari, Ph.D. and B. G. Sammakia, State University of New York at Binghamton (USA)</i>	

SESSION 6: RELIABILITY

Impacts of Bulk Phosphorous Content of Electroless Nickel Layers to Solder Joint Integrity and Their Use as Gold- and Aluminum-Wire Bond Surfaces	135
<i>Kuldip Johal and Hugh Roberts, Atotech USA Inc. (USA), Sven Lamprecht, Hans-Jurgen Schreier, Ph.D., Atotech Deutschland GmbH (Germany)</i>	

Correlation of Solder Joint Reliability of ?BGA Socket to Package Flatness and PCB Warpage / Phase I – PCB Warpage Under Thermal Reflow by Moire Emulation and FEM Simulation	146
<i>Paul P.E. Wang, Ph.D., Shlomo Novotny and Keith Graveling, Sun Microsystems, Inc. (USA) Damian Hujic, Celestica Corporation (Canada), Dereje Agonafer, Ph.D. and Wonkee Ahn, University of Texas at Arlington (USA)</i>	
Ternary Intermetallic Compound – A Real Threat to BGA Solder Joint Reliability.....	164
<i>Shelgon Yee, Ph.D., Lodgers Chen and Justin Zeng, Solectron (Suzhou), Technology Inc. (China) Roger Jay, Solectron Technology Center (USA)</i>	
Behavior of Package With Integrated Heat Spreader.....	172
<i>Tay, Cheng Siew and Chan, Choi Keng, Intel Products (Malaysia) Sdn Bhd (Malaysia) Wong, Chee Wai, Beh, Keh Shin, Tan, Siew Sang and Wong, Shaw Fong, Intel Technology (Malaysia) Sdn Bhd (Malaysia)</i>	

SESSION 7: MATERIALS AND PROCESSES

Electrochemical Migration on HASL Plated FR-4 Printed Circuit Boards.....	177
<i>Elissa Bumiller, Naval Surface Warfare Center NSWCCD (USA), Michael Pecht, Ph.D., CALCE, University of Maryland (USA), Craig Hillman, CALCE, University of Maryland (USA)</i>	
Jetting: Discrete Dispensing of High Viscosity Fluid	182
<i>Horatio Quinones, Ph.D., Alec Babiarz, Erik Fiske and Lian Fang, ASYMTEK (USA)</i>	
Efficiency Improvement of Blue Organic Light Emitting Diodes With Nanoscale Dispersing Emission Zone Layers	187
<i>Shih-Ching Lin, Chien-Hung Chou , Shui-Hsiang Su, Meiso Yokoyama and Shen-Li Fu, I-Shou University (Taiwan)</i>	

SESSION 8: ASSEMBLY OPTIMIZATION

Tactical Production Planning for Printed Circuit Board Assembly	192
<i>K. Sivakumar, K. Srihari, Ph.D., and Arun Gowda, State University of New York at Binghamton (USA), D. Warheit, Universal Instruments Corporation (USA)</i>	
Assembly Improvements by Controlling Placement.....	201
<i>Terence Collier, CVInc. (USA)</i>	
Mechanical Stress Control and Management in the Assembly Processes for Sn-Pb and Pb-Free System / Phase I - A Methodology for Process Risk Prevention and Understanding of Residue Stress on the Reliability Scale	208
<i>Hana Hsu and Jackal Weng, Mitac International Corporation (Taiwan), Paul P.E. Wang, Ph.D., Sun Microsystems (USA)</i>	
Surface Mounting of Power Devices to Aluminum Heat Sinks	217
<i>Jim Fraivillig, Fraivillig Technologies (USA)</i>	

SESSION 9: PACKAGING MATERIALS

Materials and Manufacturing Issues in Memory Modules – Wafer Thinning.....	222
<i>Evelyn Baldwin, 3M Company EMMD (USA), Wei Koh, Ph.D., Kingston Technology Company (USA)</i>	
Package Development for High Moisture and Reflow Sensitivity Levels	228
<i>Robert Warren, Skyworks Solutions, Inc. (USA)</i>	

Study of Encapsulation Process and Materials for Matrix Array Over-Molded Flip Chip CSP	234
<i>Kai-Chi Chen, Shu-Chen Huang, Hsun-Tien Li and Tzong-Ming Lee, Industrial Technology Research Institute (Taiwan) Tomoaki Nemoto, Kenji Kitamura, Takayuki Tsuji and Taro Fukui, Matsushita Electric Works, Ltd. (Japan)</i>	

Adhesion of Green Flexible Molding Compounds to Preplated Leadframes	239
<i>Anthony A. Gallo, Henkel Technologies (USA), Donald C. Abbott, Texas Instruments, Inc. (USA)</i>	

SESSION 10: INSPECTION AND TEST

Evaluating Technologies for Testing High Speed High Density Ball Grid Array Packages	247
<i>Ila Pal, Ironwood Electronics, Inc. (USA)</i>	

X-Ray Inspection for Microelectronics Latest Developments	253
<i>Friedhelm Maur, feinfocus Röntgen-Systeme GmbH (Germany)</i>	

Development of a Resolution Test Wafer for Use in Acoustic Microscopy of Microelectronic Devices	259
<i>Janet E. Semmens and Lawrence W. Kessler, Sonoscan, Inc. (USA), Rupert Fischer, Infineon Technologies AG (Germany)</i>	

The Effect of Material Properties and Lens Characteristics on UHF SAM Inspections	265
<i>James C.P. McKeon, Sonix, Inc. (USA)</i>	

SESSION 11: INDUSTRY AND RESEARCH STANDARDS

Cost Considerations, Market Trends and Technology for Improving Microelectronics	271
<i>Terence Collier, CVInc. (USA)</i>	

Contract Manufacturing Strategies: Addressing the Changing Global Landscape	277
<i>Charlie Barnhart, Technology Forecasters, Inc. (USA)</i>	

The Worldwide Electronics Manufacturing Market-Changes in Geography and Products	282
<i>Randall Sherman, New Venture Research Corporation (USA)</i>	

Post-Passivation Layers: Device Enhancement at the Wafer Level	286
<i>Thomas Goodman and Peter Elenius, E&G Technology Partners (USA), Manish Ranjan, Scott Zafiropoulo and Steven Kay, Ultratech, Inc. (USA)</i>	

SESSION 12: LEAD FREE

Mechanical Stress Control and Management in the Assembly Processes for Sn-Pb and Pb-Free System Phase II - Lead Free Process and Product Transition	292
<i>Paul P.E. Wang, Ph.D. and Ken Kochi, Sun Microsystems, Inc. (USA), Robert Farrell, Benchmark Electronics, Inc. (USA)</i>	

Evaluation of the Effects of Processing Conditions on Shear Strength and Microstructure in Pb-Free Surface Mount Assembly	302
<i>S. Bukhari and D. L. Santos, Systems Science and Industrial Engineering Department, Binghamton University (USA), L. P. Lehman and E. Cotts, Physics Department, Binghamton University (USA)</i>	

BGA Rework – A Comparative Study of the Selective Solder Paste Deposition for Area Array Packages	310
<i>Ray Cirimele, BEST, Inc. (USA)</i>	
A Study of the Self-Centering Phenomenon in Pb-Free Surface Mount Assembly	317
<i>Amey Teredesai, D. L. Santos, Ph.D., State University of New York at Binghamton (USA), J. Belmonte, A. Rae and P. Chouta, Ph.D., Cookson Electronics (USA)</i>	

SESSION 12: MEMS AND NANO TECHNOLOGIES IN HIGH RELIABILITY APPLICATIONS

Indium Soldering for a MOEMS Based Safety and Arming Device.....	327
<i>Michael Deeds, Indian Head Division Naval Surface Warfare Center (USA), Peter Sandborn, CALCE, University of Maryland (USA)</i>	
Applications of In-situ Health-Monitoring and Prognostic Sensors.....	334
<i>Jingsong Xie and Michael Pecht, Ph.D., CALCE University of Maryland (USA)</i>	
MEMS Applications in Ordnance and Defense Related Systems	340
<i>Zafer Tuncali and Davinder K. Anand, University of Maryland (USA), Robert M. Kavetsky and Chester Clark, NSWC Indian Head (USA)</i>	
The Navy's Program in Nanoscience and Nanotechnology - A Look Ahead	350
<i>Robert Kavetsky, Office of Naval Research (USA)</i>	

Author Index