

International Engineering Consortium

DesignCon 2006

February 6-9, 2006
Santa Clara, California, U.S.A.

Volume 1 of 3

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571
www.proceedings.com

ISBN: 978-1-60423-624-8

International Engineering Consortium
DesignCon
2006

TABLE OF CONTENTS

Volume 1

TF-MA1 Thermal Issues in Board Design	N/A
<i>John Wilson</i>	
TF-MA2 Introduction to IBIS 4.1 AMS SERDES Driver Modeling and Other Novel Applications	1
<i>Gary Pratt</i>	
TF-MA3 The State of IEEE 802.3ap Backplane Ethernet	N/A
<i>John D'Ambrosia, Adam Healey</i>	
TF-MA4 Measurement-Based Signal-Integrity Analysis of Passive Physical Layer	52
<i>Dima Smolyandsky</i>	
TF-MA5 Practical Guidance in Achieving Design Portability	129
<i>Doug Amos, Javier Orensanz, Tim Daniels</i>	
TF-MP1 Beyond RTL: Advanced Digital System Design	253
<i>Rishiy Nikhil</i>	
TF-MP2 Opening Closed Eyes: Analysis and Equalization of High-Data-Rate Signals on Buses and Backplanes	305
<i>Ransom Stephens</i>	
TF-MP3 Comparison of Power Distribution Network Design Methods	323
<i>Dale Becker, Istvan Novak, Larry D. Smith, Steve Weir</i>	
TF-MP4 Recent Developments in Jitter and Signal-Integrity Measurement and Analysis	N/A
<i>Mike Li</i>	
TF-MP5 From Algorithm to Low-Power Implementation: Optimizing a Ghost Canceling Design for Low Power	364
<i>Frank Schirrmeister, Jan Jezek, Eike Schmidt</i>	
TF-THA1 Getting Started with System Verilog Assertions	387
<i>Stuart Sutherland</i>	
TF-THA2 Embedded Capacitance and Embedded Capacitors: Overview on Modeling and Applications	407
<i>Jun Fan, Zhiping Yang, Istvan Novak, Todd H. Hubing, James L. Drewniak, Joel S. Peiffer</i>	
TF-THA3 Multi-Mode, Multi-Corner, Multi-Voltage, Multi-Frequency Design: When, How and Why	N/A
<i>Pradeep Fernandes, Tony Young, Christina Chu</i>	
1-TA1 A Fast Methodology for Static Power IP Characterization	455
<i>Peter H. Chen, Sammy Lee, Jim H. Wang, Peter Pong, Harrison Liu, Alvin Chen</i>	
1-TA2 Low-Power Transport Stream Demultiplexer Architecture with New Secure Format to Remultiplexing Approach	N/A
<i>Jalaj Jain, Pravin Desale</i>	

1-TA3 Design of a 400MHZ DDR2 Memory Controller for a High-Performance CPU Application	474
<i>Warren Miller, Raghavan Menon</i>	
1-TP1 Ultra-Low-Power Design in Cost-Constrained Deeply Embedded Systems	481
<i>Mark Buccini</i>	
1-TP2 Hardware Firmware Partitioning of the WiMedia Ultra-Wideband MAC Based on Performance Analysis	493
<i>Debashis Goswami, Vivek Padi, Santosh Hedge</i>	
1-WA1 Back-End Methodology and Techniques for a Multi-Protocol Mixed Signal IP Design	511
<i>Ken Umino, John Stonick, Bill Beale, Ross Segelken, Jason Upton</i>	
1-WA2 Application Lambda Switching (A New Application for All-Optical Networking Technology)	535
<i>Victor Rychlicki</i>	
1-WP1 Designing a Real-Time HDTV 1080p Baseline H.264/AVC Encoder Core	551
<i>Vincenzo Liguori, Kevin Wong</i>	
2-TA2 Reuse or Recycling? A Practical Approach for Designers	567
<i>Michael Lee, Tom Dewey</i>	
2-TA3 A Taxonomy for the Electronic System Level (ESL)	578
<i>Brian Bailey</i>	
2-TA4 Complex Clock and Reset Issues, and How Platform ASICs Address Them	594
<i>Greg Martin, Jonathan Byrn, Grant Lindberg</i>	
2-TP1 Tricks and Techniques for Implementing High-Performance PCI-Express Interfaces in FPGAs and ASICs	616
<i>Warren Miller, Pushkar Upadhye</i>	
2-TP2 Leveraging System-C Transaction-Level Models for Architectural Exploration, Algorithm Development, and Large Configuration Evaluation	624
<i>Terry Doherty</i>	
2-WP1 A Comparative Study on the Effectiveness of Automated Assertions in a Project Design Flow	635
<i>Andreas Meyer</i>	
2-WP2 Why Did My Chip Do That?: A Survey of On-Chip Debug and Diagnosis Techniques	652
<i>G. Carina Chiang, Brian Bailey</i>	

Volume 2

3-TA1 Why Is My Customer a Better Verification Engineer than Me?	670
<i>Alfonso Iniquez</i>	
3-TA2 Automated Risk Elimination by Formally Critiquing Verification Plan and Design Documentation	684
<i>Jeff Li</i>	
3-TA3 Functional Verification of a Multi-Gigabit Transceiver IP in a FPGA	706
<i>Ning Xue, Ramanand Venkata, Arch Zaliznyak, Divya Vijayaraghavan, Steve Park, Chong Lee, Rakesh Patel</i>	
3-TA4 A Multiparadigm Verification Flow	719
<i>Dave Whipp</i>	

3-TP1 Leveraging Assertions in System Verilog Testbench to Get to Closure	734
<i>Leena Singh, Tim Pylant</i>	
3-TP2 Verification Planning to Functional Closure of Processor-Based SoCs	751
<i>Andrew Piziali</i>	
3-WA1 Verifying the TriCore2 Multithreaded Microprocessor	766
<i>Fabio Bruno, Tim Blackmore</i>	
3-WA2 The ABV Capability Maturity Model	790
<i>Harry Foster</i>	
3-WP1 Nexus-Based Multicore Debug	805
<i>Neal Stollon, Rich Collins</i>	
4-TA1 Design and Analysis for Variability in Nanometer Technologies	823
<i>Ajay Bhatia, Sagar Reddy, Shashank Shastry</i>	
4-TA2 New RFIC Design Flow for Voltage Controlled Oscillator (VCO) Circuit Verification	842
<i>Albert Yen, Daniel Wu, Lawrence Williams</i>	
4-TA3 Manufacturability Studies of X Architecture Diagonal Lines	858
<i>Kalyan Thumaty, Narain Arora</i>	
4-TA4 Overcoming Signal-Integrity Issues with Wideband Noise Cancellation Technology	870
<i>Mike Vrazel, Andrew Kim</i>	
4-TP1 A Framework for Optimal Utilization of Hardware Resources in Complex FPGA Devices	895
<i>Henry Yu, Mandar Chitnis, Rakesh Jain, Darren Zacher</i>	
4-TP2 The Impact of DFM in the Design Phase Below 90 nm	907
<i>Marc Levitt</i>	
5-TP1 Frequency-Dependent Physical-Statistical Material Property Extraction for Tabular W-Element Model Based on VNA Measurements	918
<i>Dong-Ho Han, Myung Joon Choi, Jungwook Suk, Woong-Hwan Ryu</i>	
5-TP2 The Myth about the Ground and How to Correctly Use It in High-Speed Signal-Integrity and Power-Integrity Modeling Simulation	936
<i>Zhiping Yang</i>	
5-WA1 FPGA Power Sag Noise Analysis in Three Domains: Time, Frequency and Spectrum	950
<i>Hong Shi, Geping Liu, Alan Liu</i>	
5-WA2 Fast Time-Domain Simulation of 200+ Port S-Parameter Package Models	970
<i>Vadim Heyfitch, Gary Pratt, Vladimir Dmitriev-Zdorov, Sherri Azgomi</i>	
5-WP1 Precision Design, Analysis and Experimental Verification of an Equalized 10-Gbps Link	989
<i>Lei Shan, Young Kwark, Petar Pepeljugoski, Mounir Meghelli, Troy Beukema, Christian Baks, Jean Trewhaella, Mark Ritter</i>	
5-WP2 Impedance Matching Techniques for VLSI Packaging	1009
<i>Brock LaMeres, Sunil Kharti, Kanupriya Gulati, Rajesh Garg</i>	
6-TA1 Designing of Printed Circuits using Substrates with Combined Embedded Capacitance and Resistance for Better Electrical Performance and Higher Integration	1031
<i>John Andresakis, Pranabes Pramanik, Daniel Brandler, Dong Nong</i>	

6-TA2 Impedance Characterization and Design Optimization of PCB Embedded Passive Components	N/A
<i>Nicholas Biunno</i>	
6-TA3 Dielectric Material Properties: Essential Inputs to an Accurate Signal-Integrity Analysis and High-Reliability Design	1039
<i>Brian McDermott, Steve McKinney</i>	
7-TA4 Effective Techniques for SERDES Channel Design	1067
<i>Panch Chandrasekaran, Steve Baker</i>	
7-TP1 Time-Domain Verification of Differential Transmission-Line Modeling Methods	1084
<i>Jonathan Coker, Erik S. Daniel, Barry Gilbert</i>	
7-TP2 An Optimum Clocking Design with Frequency-Tabulated W-Element Interconnect Models	1109
<i>Woong Ryu, Min Wang, Ravindran Mohanavelu</i>	
7-WA1 Implementation of Broadband Transmission Line Models with Accurate Low-Frequency Response for High-Speed System Simulations	1134
<i>Woopoung Kim, Joong-Ho Kim, Dan Oh, Chuck Yuan</i>	
7-WA2 Copper Media Transceivers Step Up to 10 Gbps	1159
<i>Lee Harrison</i>	
7-WP1 A Co-Design Methodology of Signal Integrity and Power Integrity	1174
<i>Min Wang, Woong Hwan Ryu</i>	
7-WP2 Single-Port TDR Test for Calibrated Two-Port S-Parameters	1197
<i>James Mayrand, Brian Shumaker</i>	
8-TA4 S-Parameter Characterization of Operational Transmitters and Channels in Digital Communications Systems	1209
<i>Greg Le Cheminant, Marlin Viss</i>	
8-TP1 Theory and Measurement of Unbalanced Differential-Mode Transmission Lines	1219
<i>Stephen Smith, Sedig Agili, Vittal Balasubramanian</i>	
8-TP2 Attenuation in PCB Traces Due to Periodical Discontinuities	1244
<i>Jason Miller, Gustavo Blando, Cheryl Preston, Jim DeLap, Istvan Novak</i>	
8-WA1 Advances in SMT Backplane Connectors	1265
<i>Phil Stokoe, Burke Hunsaker, Douglas Cannon</i>	
8-WA2 Developing a "Physical" Model for Vias	1281
<i>Christian Schuster, Young Kwark, Giuseppe Selli, Prathap Muthana</i>	
8-WP1 Practical Design Considerations for 10- to 25-Gbps Backplane Copper Serial Links	1305
<i>Ravi Kollipara, Frank Lambrecht, Chuck Yuan, Jared Zerbe, Gautam Patel, Tom Cohen, Brian Kirk</i>	
8-WP2 Designing Scalable 10-Gbps Backplane Interconnect Systems Utilizing Advanced Verification Methodologies	1328
<i>Kevin Grundy, Mike Resso, Gary Otonari, Haw-Jyh Liaw</i>	
Volume 3	
9-TA1 Jitter Spectral Theory	1348
<i>Iliya Zamek</i>	

9-TA2 Anticipating, Characterizing and Avoiding Problems with Crosstalk	1368
<i>Ransom Stephens, Al Neves</i>	
9-TA3 New Measurement and Analysis Methods For Higher-Order Phase-Locked Loop (PLL) Characterizations	1386
<i>Mike Li, Jun Ma</i>	
9-TA4 Group Delay and Its Impact on Serial Data Transmission and Testing	1407
<i>Peter Pupaiaikis</i>	
9-TP1 Voltage Noise to Phase Jitter Conversion.....	1430
<i>Andrew Martwick</i>	
9-TP2 Analysis of Phase Noise Performance in Reference Clocks and Its Impact on Jitter High-Speed Digital Communications	1453
<i>Jim Stimple, Greg Le Cheminant</i>	
10-WA1 Moving 10 Gigabit Ethernet onto UTP: Moving 10GE into a Volume Platform.....	N/A
<i>Ramin Shirani, Bill Woodruff</i>	
10-WA2 An Analytic System Model for High-Speed Interconnects and Its Application to the Specification of Signaling and Equalization Architectures for 10-Gbps Backplane Transmission	1464
<i>Joseph Caroselli, Cathy Liu</i>	
10-WP1 Modeling and Mitigation of Error Propagation of Decision Feedback Equalization in High-Speed Backplane Transceivers	1485
<i>Cathy Liu, Joseph Caroselli</i>	
10-WP2 Error-Correction Coding in a Serial Digital Multi-Gigabit Communication System: Implementation and Results	1505
<i>David Carney, Edward Chandler</i>	
11-TA2 S-Parameter Characterization of Sockets	1523
<i>Stefaan Sercu, Willem Dalinghaus, Jan De Geest, Dana Bergey</i>	
11-TA3 Full-Wave Simulation and Validation of a Simple and Complex Via Structure	1541
<i>Bruce Archambeault, Samuel Connor, D.N. de Araujo, A. Ruehli, Chriastian Schuster, M.R. Hashemi, R. Mitta</i>	
11-TA4 Slow-Wave Causal Model for Multilayer Ceramic Capacitors	1549
<i>Istvan Novak, Gustavo Blando, Jason Miller</i>	
11-TP2 Effects of InfiniBand Fixture Crosstalk on Synthesized Eye Diagram	1567
<i>Eugene Mayevskiy</i>	
12-TA1 EMC Simulation of Complex High-Performance PCBs and Shielding Effectiveness	1580
<i>Jack Parkes, J. Eric Bracken, Zoltan Cendes</i>	
12-TA2 Impedance Matched Lossy Decoupling for PCB Power Delivery and PCB/Heatsink Radiated EMI Noise	1593
<i>Xin Wu</i>	
12-TA3 Bypass Filter Design Considerations for Modern Digital Systems: A Comparative Evaluation of the Big "V", Multipole and Many Pole Bypass Strategies.....	1608
<i>Steve Weir</i>	

12-TA4 Power-Integrity Analysis of DDR2 Memory Systems during Simultaneous Switching Events	1631
<i>Ralf Schmitt, Joong-Ho Kim, Kyung Suk (Dan) Oh, Xingchao (Chuck) Yuan</i>	
12-WA1 Effective Modeling and Analysis of EMI Effects on Printed Circuit Boards	1652
<i>Kun Zhang, Yu Liu, Zhen Mu</i>	
12-WA2 Finding the Root Cause of an ESD Upset Event	1673
<i>David Pommerenke, Jayong Koo, Giorgi Muchaidze</i>	
12-WP2 Time- and Frequency-Domain Analysis of Decoupling Capacitor Distance on Printed Circuit Boards	1697
<i>Bruce Archambeault, Samuel Connor</i>	
13-WA1 Practical Design and Implementation of Stripline TRL Calibration Fixtures for 10-Gigabit Interconnect Analysis	1714
<i>Dave Dunham, Vince Duperron, Mike Resso</i>	
13-WA2 Advanced Package Design and Validation Methods Using 9-ps TDR and 10-Gbps Active High-Speed Chip	1737
<i>Dong-Ho Han, Bao Shu Xu, Jaemin Shin, Grace Hu, He Jiangqi</i>	
13-WP1 PCB Loadboard Design Challenges for Multi-Gigabit Devices in Automated Test Applications	1749
<i>Jose Moreira, Ming Tsai, Jonathan Kenton, Heidi Barnes, Don Faller</i>	
13-WP2 Accurate Calibration and Measurement of Non-Insertable Fixture in FPGA and ASIC Device Characterization	1777
<i>Hong Shi, Geping Liu, Alan Liu</i>	
14-WA1 The SPIRIT Standard: Solving the SoC Risk Paradox	1791
<i>Victor Berman, Saverio Fazzari</i>	
14-WA2 IP Evaluation Strategies for ASIC Design and Management.....	1800
<i>Mobashar Yazdani, Mike Stahl</i>	
14-WP1 Innovation: Learning from the EDA Industry	1819
<i>Brian Bailey</i>	
14-WP2 DAMA, the Key to Becoming a Fast and Global Electronics Innovator	1833
<i>Wolfgang Heinrichs, Kent McLeroth</i>	
A-TA1 DesignCon Award Paper, Presented at DesignCon East 2005: Standards-Complaint IP Design: Advantages, Problems and Future Directions	1843
<i>Amir Hekmatpour, Kenneth J. Goodnow</i>	
A-TA2 DesignCon Award Paper, Presented at DesignCon East 2005: Creating Repeatable 10-Gbps Channels in an Uncertain World.....	1871
<i>Eric Montgomery, Rob Speer</i>	
A-TA3 DesignCon Award Paper, Presented at Euro DesignCon 2005: At-Speed Scan Transition and Path Delay Testing Using On-Chip PLL for a High-Frequency Device and Low-Frequency Tester.....	1895
<i>Eric Haoun, Colin Renfrew, Robert Gach</i>	
A-TP1 DesignCon Award Paper, Presented at Euro DesignCon 2005: The Duobinary Format: A New Application for an Idea Published Long Ago.....	1918
<i>Hans-Joachim Goetz, Jeffrey H. Sinsky</i>	
A-TP2 DesignCon Award Paper, Presented at Euro DesignCon 2005: A Flexible and Adaptive Pipelining Concept for Low-Latency Interconnects	N/A
<i>Markus Buehler</i>	

A-WP1 DesignCon Award Paper, Presented at Euro DesignCon 2005: Challenges in Power PC440 - FS Soft Core Development: Timing Perspective 1931
Terry Biggs, Ken Umino, Kaijian Shi

TP-TA1.2 The More Speed, the Less Haste: Make Your Pull-Based On-Line Marketing Campaign Truly Reactive 1943
No Author Given

TP-TA3.1 65 nm CMOS Process Technology N/A
No Author Given

TP-TA3.2 BGA Ground Ball Placement..... 1948
Howard Johnson

TP-TA4.1 Dual-Dirac, Scope Histograms and BERTScan Measurements 1961
Guy Foster

TP-TA4.2 IBIS Connector Models: Do They Exist? 1981
Jim Nadolny, Corey Kimble

Author Index