

International Engineering Consortium

# DesignCon 2006

February 6-9, 2006  
Santa Clara, California, U.S.A.

Volume 1 of 3

Printed from e-media with permission by:

Curran Associates, Inc.  
57 Morehouse Lane  
Red Hook, NY 12571  
[www.proceedings.com](http://www.proceedings.com)

ISBN: 978-1-60423-624-8

International Engineering Consortium  
DesignCon  
2006

## TABLE OF CONTENTS

### Volume 1

<b>TF-MA1 Thermal Issues in Board Design .....</b>	N/A
<i>John Wilson</i>	
<b>TF-MA2 Introduction to IBIS 4.1 AMS SERDES Driver Modeling and Other Novel Applications.....</b>	1
<i>Gary Pratt</i>	
<b>TF-MA3 The State of IEEE 802.3ap Backplane Ethernet .....</b>	N/A
<i>John D'Ambrosia, Adam Healey</i>	
<b>TF-MA4 Measurement-Based Signal-Integrity Analysis of Passive Physical Layer .....</b>	52
<i>Dima Smolyansky</i>	
<b>TF-MA5 Practical Guidance in Achieving Design Portability .....</b>	129
<i>Doug Amos, Javier Orensan, Tim Daniels</i>	
<b>TF-MP1 Beyond RTL: Advanced Digital System Design .....</b>	253
<i>Rishiyr Nikhil</i>	
<b>TF-MP2 Opening Closed Eyes: Analysis and Equalization of High-Data-Rate Signals on Buses and Backplanes.....</b>	305
<i>Ransom Stephens</i>	
<b>TF-MP3 Comparison of Power Distribution Network Design Methods .....</b>	323
<i>Dale Becker, Istvan Novak, Larry D. Smith, Steve Weir</i>	
<b>TF-MP4 Recent Developments in Jitter and Signal-Integrity Measurement and Analysis .....</b>	N/A
<i>Mike Li</i>	
<b>TF-MP5 From Algorithm to Low-Power Implementation: Optimizing a Ghost Canceling Design for Low Power .....</b>	364
<i>Frank Schirrmeister, Jan Jezek, Eike Schmidt</i>	
<b>TF-THA1 Getting Started with System Verilog Assertions .....</b>	387
<i>Stuart Sutherland</i>	
<b>TF-THA2 Embedded Capacitance and Embedded Capacitors: Overview on Modeling and Applications .....</b>	407
<i>Jun Fan, Zhiping Yang, Istvan Novak, Todd H. Hubing, James L. Drewniak, Joel S. Peiffer</i>	
<b>TF-THA3 Multi-Mode, Multi-Corner, Multi-Voltage, Multi-Frequency Design: When, How and Why.....</b>	N/A
<i>Pradeep Fernandes, Tony Young, Christina Chu</i>	
<b>1-TA1 A Fast Methodology for Static Power IP Characterization .....</b>	455
<i>Peter H. Chen, Sammy Lee, Jim H. Wang, Peter Pong, Harrison Liu, Alvin Chen</i>	
<b>1-TA2 Low-Power Transport Stream Demultiplexer Architecture with New Secure Format to Remultiplexing Approach.....</b>	N/A
<i>Jalaj Jain, Pravin Desale</i>	

<b>1-TA3 Design of a 400MHZ DDR2 Memory Controller for a High-Performance CPU Application.....</b>	474
<i>Warren Miller, Raghavan Menon</i>	
<b>1-TP1 Ultra-Low-Power Design in Cost-Constrained Deeply Embedded Systems.....</b>	481
<i>Mark Buccini</i>	
<b>1-TP2 Hardware Firmware Partitioning of the WiMedia Ultra-Wideband MAC Based on Performance Analysis .....</b>	493
<i>Debashis Goswami, Vivek Padi, Santosh Hedge</i>	
<b>1-WA1 Back-End Methodology and Techniques for a Multi-Protocol Mixed Signal IP Design.....</b>	511
<i>Ken Umino, John Stonick, Bill Beale, Ross Segelken, Jason Upton</i>	
<b>1-WA2 Application Lambda Switching (A New Application for All-Optical Networking Technology) .....</b>	535
<i>Victor Rychlicki</i>	
<b>1-WP1 Designing a Real-Time HDTV 1080p Baseline H.264/AVC Encoder Core .....</b>	551
<i>Vincenzo Liguori, Kevin Wong</i>	
<b>2-TA2 Reuse or Recycling? A Practical Approach for Designers .....</b>	567
<i>Michael Lee, Tom Dewey</i>	
<b>2-TA3 A Taxonomy for the Electronic System Level (ESL) .....</b>	578
<i>Brian Bailey</i>	
<b>2-TA4 Complex Clock and Reset Issues, and How Platform ASICs Address Them.....</b>	594
<i>Greg Martin, Jonathan Byrn, Grant Lindberg</i>	
<b>2-TP1 Tricks and Techniques for Implementing High-Performance PCI-Express Interfaces in FPGAs and ASICs .....</b>	616
<i>Warren Miller, Pushkar Upadhye</i>	
<b>2-TP2 Leveraging System-C Transaction-Level Models for Architectural Exploration, Algorithm Development, and Large Configuration Evaluation .....</b>	624
<i>Terry Doherty</i>	
<b>2-WP1 A Comparative Study on the Effectiveness of Automated Assertions in a Project Design Flow .....</b>	635
<i>Andreas Meyer</i>	
<b>2-WP2 Why Did My Chip Do That?: A Survey of On-Chip Debug and Diagnosis Techniques .....</b>	652
<i>G. Carina Chiang, Brian Bailey</i>	

## Volume 2

<b>3-TA1 Why Is My Customer a Better Verification Engineer than Me? .....</b>	670
<i>Alfonso Iniquez</i>	
<b>3-TA2 Automated Risk Elimination by Formally Critiquing Verification Plan and Design Documentation .....</b>	684
<i>Jeff Li</i>	
<b>3-TA3 Functional Verification of a Multi-Gigabit Transceiver IP in a FPGA.....</b>	706
<i>Ning Xue, Ramanand Venkata, Arch Zaliznyak, Divya Vijayaraghavan, Steve Park, Chong Lee, Rakesh Patel</i>	
<b>3-TA4 A Multiparadigm Verification Flow .....</b>	719
<i>Dave Whipp</i>	

<b>3-TP1 Leveraging Assertions in System Verilog Testbench to Get to Closure.....</b>	734
<i>Leena Singh, Tim Pylant</i>	
<b>3-TP2 Verification Planning to Functional Closure of Processor-Based SoCs.....</b>	751
<i>Andrew Piziali</i>	
<b>3-WA1 Verifying the TriCore2 Multithreaded Microprocessor .....</b>	766
<i>Fabio Bruno, Tim Blackmore</i>	
<b>3-WA2 The ABV Capability Maturity Model .....</b>	790
<i>Harry Foster</i>	
<b>3-WP1 Nexus-Based Multicore Debug .....</b>	805
<i>Neal Stollon, Rich Collins</i>	
<b>4-TA1 Design and Analysis for Variability in Nanometer Technologies .....</b>	823
<i>Ajay Bhatia, Sagar Reddy, Shashank Shastry</i>	
<b>4-TA2 New RFIC Design Flow for Voltage Controlled Oscillator (VCO) Circuit Verification.....</b>	842
<i>Albert Yen, Daniel Wu, Lawrence Williams</i>	
<b>4-TA3 Manufacturability Studies of X Architecture Diagonal Lines .....</b>	858
<i>Kalyan Thumaty, Narain Arora</i>	
<b>4-TA4 Overcoming Signal-Integrity Issues with Wideband Noise Cancellation Technology .....</b>	870
<i>Mike Vrazel, Andrew Kim</i>	
<b>4-TP1 A Framework for Optimal Utilization of Hardware Resources in Complex FPGA Devices.....</b>	895
<i>Henry Yu, Mandar Chitnis, Rakesh Jain, Darren Zacher</i>	
<b>4-TP2 The Impact of DFM in the Design Phase Below 90 nm.....</b>	907
<i>Marc Levitt</i>	
<b>5-TP1 Frequency-Dependent Physical-Statistical Material Property Extraction for Tabular W-Element Model Based on VNA Measurements.....</b>	918
<i>Dong-Ho Han, Myung Joon Choi, Jungwook Suk, Woong-Hwan Ryu</i>	
<b>5-TP2 The Myth about the Ground and How to Correctly Use It in High-Speed Signal-Integrity and Power-Integrity Modeling Simulation .....</b>	936
<i>Zhiping Yang</i>	
<b>5-WA1 FPGA Power Sag Noise Analysis in Three Domains: Time, Frequency and Spectrum.....</b>	950
<i>Hong Shi, Geping Liu, Alan Liu</i>	
<b>5-WA2 Fast Time-Domain Simulation of 200+ Port S-Parameter Package Models.....</b>	970
<i>Vadim Heyfitch, Gary Pratt, Vladimir Dmitriev-Zdorov, Sherri Azgomi</i>	
<b>5-WP1 Precision Design, Analysis and Experimental Verification of an Equalized 10-Gbps Link .....</b>	989
<i>Lei Shan, Young Kwark, Petar Pepeljugoski, Mounir Meghelli, Troy Beukema, Christian Baks, Jean Trewhella, Mark Ritter</i>	
<b>5-WP2 Impedance Matching Techniques for VLSI Packaging .....</b>	1009
<i>Brock LaMeres, Sunil Kharti, Kanupriya Gulati, Rajesh Garg</i>	
<b>6-TA1 Designing of Printed Circuits using Substrates with Combined Embedded Capacitance and Resistance for Better Electrical Performance and Higher Integration.....</b>	1031
<i>John Andresakis, Pranabes Pramanik, Daniel Bandler, Dong Nong</i>	

<b>6-TA2 Impedance Characterization and Design Optimization of PCB Embedded Passive Components.....</b>	N/A
<i>Nicholas Biunno</i>	
<b>6-TA3 Dielectric Material Properties: Essential Inputs to an Accurate Signal-Integrity Analysis and High-Reliability Design .....</b>	1039
<i>Brian McDermott, Steve McKinney</i>	
<b>7-TA4 Effective Techniques for SERDES Channel Design .....</b>	1067
<i>Panch Chandrasekaran, Steve Baker</i>	
<b>7-TP1 Time-Domain Verification of Differential Transmission-Line Modeling Methods .....</b>	1084
<i>Jonathan Coker, Erik S. Daniel, Barry Gilbert</i>	
<b>7-TP2 An Optimum Clocking Design with Frequency-Tabulated W-Element Interconnect Models .....</b>	1109
<i>Woong Ryu, Min Wang, Ravindran Mohanavelu</i>	
<b>7-WA1 Implementation of Broadband Transmission Line Models with Accurate Low-Frequency Response for High-Speed System Simulations .....</b>	1134
<i>Woopoung Kim, Joong-Ho Kim, Dan Oh, Chuck Yuan</i>	
<b>7-WA2 Copper Media Transceivers Step Up to 10 Gbps .....</b>	1159
<i>Lee Harrison</i>	
<b>7-WP1 A Co-Design Methodology of Signal Integrity and Power Integrity .....</b>	1174
<i>Min Wang, Woong Hwan Ryu</i>	
<b>7-WP2 Single-Port TDR Test for Calibrated Two-Port S-Parameters .....</b>	1197
<i>James Mayrand, Brian Shumaker</i>	
<b>8-TA4 S-Parameter Characterization of Operational Transmitters and Channels in Digital Communications Systems .....</b>	1209
<i>Greg Le Cheminant, Marlin Viss</i>	
<b>8-TP1 Theory and Measurement of Unbalanced Differential-Mode Transmission Lines .....</b>	1219
<i>Stephen Smith, Sedig Agili, Vittal Balasubramanian</i>	
<b>8-TP2 Attenuation in PCB Traces Due to Periodical Discontinuities .....</b>	1244
<i>Jason Miller, Gustavo Blando, Cheryl Preston, Jim DeLap, Istvan Novak</i>	
<b>8-WA1 Advances in SMT Backplane Connectors .....</b>	1265
<i>Phil Stokoe, Burke Hunsaker, Douglas Cannon</i>	
<b>8-WA2 Developing a "Physical" Model for Vias.....</b>	1281
<i>Christian Schuster, Young Kwark, Giuseppe Sellii, Prathap Muthana</i>	
<b>8-WP1 Practical Design Considerations for 10- to 25-Gbps Backplane Copper Serial Links .....</b>	1305
<i>Ravi Kollipara, Frank Lambrecht, Chuck Yuan, Jared Zerbe, Gautam Patel, Tom Cohen, Brian Kirk</i>	
<b>8-WP2 Designing Scalable 10-Gbps Backplane Interconnect Systems Utilizing Advanced Verification Methodologies .....</b>	1328
<i>Kevin Grundy, Mike Resso, Gary Otonari, Haw-Jyh Liaw</i>	
<b>Volume 3</b>	
<b>9-TA1 Jitter Spectral Theory .....</b>	1348
<i>Iliya Zamek</i>	

<b>9-TA2 Anticipating, Characterizing and Avoiding Problems with Crosstalk .....</b>	1368
<i>Ransom Stephens, Al Neves</i>	
<b>9-TA3 New Measurement and Analysis Methods For Higher-Order Phase-Locked Loop (PLL) Characterizations .....</b>	1386
<i>Mike Li, Jun Ma</i>	
<b>9-TA4 Group Delay and Its Impact on Serial Data Transmission and Testing .....</b>	1407
<i>Peter Pupalaikis</i>	
<b>9-TP1 Voltage Noise to Phase Jitter Conversion.....</b>	1430
<i>Andrew Martwick</i>	
<b>9-TP2 Analysis of Phase Noise Performance in Reference Clocks and Its Impact on Jitter High-Speed Digital Communications .....</b>	1453
<i>Jim Stimple, Greg Le Cheminant</i>	
<b>10-WA1 Moving 10 Gigabit Ethernet onto UTP: Moving 10GE into a Volume Platform.....</b>	N/A
<i>Ramin Shirani, Bill Woodruff</i>	
<b>10-WA2 An Analytic System Model for High-Speed Interconnects and Its Application to the Specification of Signaling and Equalization Architectures for 10-Gbps Backplane Transmission .....</b>	1464
<i>Joseph Caroselli, Cathy Liu</i>	
<b>10-WP1 Modeling and Mitigation of Error Propagation of Decision Feedback Equalization in High-Speed Backplane Transceivers .....</b>	1485
<i>Cathy Liu, Joseph Caroselli</i>	
<b>10-WP2 Error-Correction Coding in a Serial Digital Multi-Gigabit Communication System: Implementation and Results .....</b>	1505
<i>David Carney, Edward Chandler</i>	
<b>11-TA2 S-Parameter Characterization of Sockets .....</b>	1523
<i>Stefaan Sercu, Willem Dalinghaus, Jan De Geest, Dana Bergey</i>	
<b>11-TA3 Full-Wave Simulation and Validation of a Simple and Complex Via Structure .....</b>	1541
<i>Bruce Archambeault, Samuel Connor, D.N. de Araujo, A. Ruehli, Christian Schuster, M.R. Hashemi, R. Mitta</i>	
<b>11-TA4 Slow-Wave Causal Model for Multilayer Ceramic Capacitors .....</b>	1549
<i>Istvan Novak, Gustavo Blando, Jason Miller</i>	
<b>11-TP2 Effects of InfiniBand Fixture Crosstalk on Synthesized Eye Diagram .....</b>	1567
<i>Eugene Mayevskiy</i>	
<b>12-TA1 EMC Simulation of Complex High-Performance PCBs and Shielding Effectiveness .....</b>	1580
<i>Jack Parkes, J. Eric Bracken, Zoltan Cendes</i>	
<b>12-TA2 Impedance Matched Lossy Decoupling for PCB Power Delivery and PCB/Heatsink Radiated EMI Noise .....</b>	1593
<i>Xin Wu</i>	
<b>12-TA3 Bypass Filter Design Considerations for Modern Digital Systems: A Comparative Evaluation of the Big "V", Multipole and Many Pole Bypass Strategies .....</b>	1608
<i>Steve Weir</i>	

<b>12-TA4 Power-Integrity Analysis of DDR2 Memory Systems during Simultaneous Switching Events .....</b>	1631
<i>Ralf Schmitt, Joong-Ho Kim, Kyung Suk (Dan) Oh, Xingchao (Chuck) Yuan</i>	
<b>12-WA1 Effective Modeling and Analysis of EMI Effects on Printed Circuit Boards .....</b>	1652
<i>Kun Zhang, Yu Liu, Zhen Mu</i>	
<b>12-WA2 Finding the Root Cause of an ESD Upset Event .....</b>	1673
<i>David Pommerenke, Jayong Koo, Giorgi Muchaidze</i>	
<b>12-WP2 Time- and Frequency-Domain Analysis of Decoupling Capacitor Distance on Printed Circuit Boards .....</b>	1697
<i>Bruce Archambeault, Samuel Connor</i>	
<b>13-WA1 Practical Design and Implementation of Stripline TRL Calibration Fixtures for 10-Gigabit Interconnect Analysis .....</b>	1714
<i>Dave Dunham, Vince Duperron, Mike Resso</i>	
<b>13-WA2 Advanced Package Design and Validation Methods Using 9-ps TDR and 10-Gbps Active High-Speed Chip .....</b>	1737
<i>Dong-Ho Han, Bao Shu Xu, Jaemin Shin, Grace Hu, He Jiangqi</i>	
<b>13-WP1 PCB Loadboard Design Challenges for Multi-Gigabit Devices in Automated Test Applications .....</b>	1749
<i>Jose Moreira, Ming Tsai, Jonathan Kenton, Heidi Barnes, Don Faller</i>	
<b>13-WP2 Accurate Calibration and Measurement of Non-Insertable Fixture in FPGA and ASIC Device Characterization .....</b>	1777
<i>Hong Shi, Geping Liu, Alan Liu</i>	
<b>14-WA1 The SPIRIT Standard: Solving the SoC Risk Paradox .....</b>	1791
<i>Victor Berman, Saverio Fazzari</i>	
<b>14-WA2 IP Evaluation Strategies for ASIC Design and Management.....</b>	1800
<i>Mobashar Yazdani, Mike Stahl</i>	
<b>14-WP1 Innovation: Learning from the EDA Industry .....</b>	1819
<i>Brian Bailey</i>	
<b>14-WP2 DAMA, the Key to Becoming a Fast and Global Electronics Innovator .....</b>	1833
<i>Wolfgang Heinrichs, Kent McLeroth</i>	
<b>A-TA1 DesignCon Award Paper, Presented at DesignCon East 2005: Standards-Complaint IP Design: Advantages, Problems and Future Directions .....</b>	1843
<i>Amir Hekmatpour, Kenneth J. Goodnow</i>	
<b>A-TA2 DesignCon Award Paper, Presented at DesignCon East 2005: Creating Repeatable 10-Gbps Channels in an Uncertain World.....</b>	1871
<i>Eric Montgomery, Rob Speer</i>	
<b>A-TA3 DesignCon Award Paper, Presented at Euro DesignCon 2005: At-Speed Scan Transition and Path Delay Testing Using On-Chip PLL for a High-Frequency Device and Low-Frequency Tester.....</b>	1895
<i>Eric Haioun, Colin Renfrew, Robert Gach</i>	
<b>A-TP1 DesignCon Award Paper, Presented at Euro DesignCon 2005: The Duobinary Format: A New Application for an Idea Published Long Ago.....</b>	1918
<i>Hans-Joachim Goetz, Jeffrey H. Sinsky</i>	
<b>A-TP2 DesignCon Award Paper, Presented at Euro DesignCon 2005: A Flexible and Adaptive Pipelining Concept for Low-Latency Interconnects .....</b>	N/A
<i>Markus Buehler</i>	

<b>A-WP1 DesignCon Award Paper, Presented at Euro DesignCon 2005: Challenges in Power PC440 - FS Soft Core Development: Timing Perspective .....</b>	1931
<i>Terry Biggs, Ken Umino, Kaijian Shi</i>	
<b>TP-TAI.2 The More Speed, the Less Haste: Make Your Pull-Based On-Line Marketing Campaign Truly Reactive .....</b>	1943
<i>No Author Given</i>	
<b>TP-TA3.1 65 nm CMOS Process Technology.....</b>	N/A
<i>No Author Given</i>	
<b>TP-TA3.2 BGA Ground Ball Placement.....</b>	1948
<i>Howard Johnson</i>	
<b>TP-TA4.1 Dual-Dirac, Scope Histograms and BERTScan Measurements .....</b>	1961
<i>Guy Foster</i>	
<b>TP-TA4.2 IBIS Connector Models: Do They Exist?.....</b>	1981
<i>Jim Nadolny, Corey Kimble</i>	

#### **Author Index**